Home
last modified time | relevance | path

Searched hist:"6 a464d9cab63f5317bc914e2de52a4de98377743" (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3036.c6a464d9cab63f5317bc914e2de52a4de98377743 Tue Jun 13 02:03:11 UTC 2017 Kever Yang <kever.yang@rock-chips.com> rockchip: clk: rk3036: correct setting for pll integer mode

According to rk3036 TRM, pll_con1[12] should be set to '1' for the pll
integer mode, while the '0' means the frac mode.

Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Acked-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>