Home
last modified time | relevance | path

Searched hist:"65 bd598f415b92d2165e52a757e70f85352eba25" (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3568.c65bd598f415b92d2165e52a757e70f85352eba25 Tue Nov 17 03:35:01 UTC 2020 Jason Zhu <jason.zhu@rock-chips.com> clk: rockchip: rk3568: set the ACLK_BUS to 150MHz in spl

Since the mcu uses the ACLK_BUS clock and 150MHz is need as
default clock rate.

Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>
Change-Id: I60c4603fa0c0b45667c6583992ea461fed18fcf5