Home
last modified time | relevance | path

Searched hist:"6259 b22e60ef6869825b19214eba043d34d093c8" (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk1808.c6259b22e60ef6869825b19214eba043d34d093c8 Thu Oct 25 02:39:04 UTC 2018 Elaine Zhang <zhangqing@rock-chips.com> clk: rockchip: rk1808: add pll 100M config parameters

PPLL 100M use refdiv =1 fbdiv = 150, postdiv1= 6,
postdiv2=6, vco= 3.6G, is best for pcie.

Change-Id: Ie9fddbb32baa0d4b8883b399b0e903b83afc820f
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>