Home
last modified time | relevance | path

Searched hist:"5 a5dc61713fd563a3bb8a89bd26729f4348bb5d6" (Results 1 – 1 of 1) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/dram/
H A Ddfs.c5a5dc61713fd563a3bb8a89bd26729f4348bb5d6 Fri Feb 10 06:02:42 UTC 2017 Derek Basehore <dbasehore@chromium.org> rockchip: rk3399: Fix CAS latency setting

The F1 CAS latency setting was not bit shifted, which resulted in
setting the DRAM additive latency value instead.

Signed-off-by: Derek Basehore <dbasehore@chromium.org>