Home
last modified time | relevance | path

Searched hist:"5320579 d4b5db16b57cb555adeff75bc29d8c192" (Results 1 – 2 of 2) sorted by relevance

/optee_os/core/arch/riscv/kernel/
H A Dspinlock.S5320579d4b5db16b57cb555adeff75bc29d8c192 Thu Dec 30 15:43:13 UTC 2021 Marouene Boubakri <marouene.boubakri@nxp.com> core: riscv: spinlock.c: implement spin-locking primitives

Implement __cpu_spin_lock(), __cpu_spin_unlock() and __cpu_spin_trylock()
Use atomic-instruction amoswap in "A" extension for locks and ensure memory
ordering using fence instruction.

Signed-off-by: Marouene Boubakri <marouene.boubakri@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>
H A Dsub.mk5320579d4b5db16b57cb555adeff75bc29d8c192 Thu Dec 30 15:43:13 UTC 2021 Marouene Boubakri <marouene.boubakri@nxp.com> core: riscv: spinlock.c: implement spin-locking primitives

Implement __cpu_spin_lock(), __cpu_spin_unlock() and __cpu_spin_trylock()
Use atomic-instruction amoswap in "A" extension for locks and ensure memory
ordering using fence instruction.

Signed-off-by: Marouene Boubakri <marouene.boubakri@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>