Home
last modified time | relevance | path

Searched hist:"49 dbb9ef65643c4322cf3f848910fa880d1c02f6" (Results 1 – 4 of 4) sorted by relevance

/optee_os/core/arch/arm/plat-totalcompute/
H A Dsub.mk49dbb9ef65643c4322cf3f848910fa880d1c02f6 Wed Jul 07 16:00:12 UTC 2021 Arunachalam Ganapathy <arunachalam.ganapathy@arm.com> plat-totalcompute: Add support for S-EL2 SPMC

This patch adds CFG_CORE_SEL2_SPMC support. Defines CFG_TZDRAM_START
address with memory region reserved for SPMC. Adds secondary cpu boot
request handler. Disables configuring GIC if SEL2 SPMC is enabled.

Signed-off-by: Arunachalam Ganapathy <arunachalam.ganapathy@arm.com>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
H A Dplatform_config.h49dbb9ef65643c4322cf3f848910fa880d1c02f6 Wed Jul 07 16:00:12 UTC 2021 Arunachalam Ganapathy <arunachalam.ganapathy@arm.com> plat-totalcompute: Add support for S-EL2 SPMC

This patch adds CFG_CORE_SEL2_SPMC support. Defines CFG_TZDRAM_START
address with memory region reserved for SPMC. Adds secondary cpu boot
request handler. Disables configuring GIC if SEL2 SPMC is enabled.

Signed-off-by: Arunachalam Ganapathy <arunachalam.ganapathy@arm.com>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
H A Dconf.mk49dbb9ef65643c4322cf3f848910fa880d1c02f6 Wed Jul 07 16:00:12 UTC 2021 Arunachalam Ganapathy <arunachalam.ganapathy@arm.com> plat-totalcompute: Add support for S-EL2 SPMC

This patch adds CFG_CORE_SEL2_SPMC support. Defines CFG_TZDRAM_START
address with memory region reserved for SPMC. Adds secondary cpu boot
request handler. Disables configuring GIC if SEL2 SPMC is enabled.

Signed-off-by: Arunachalam Ganapathy <arunachalam.ganapathy@arm.com>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
H A Dmain.c49dbb9ef65643c4322cf3f848910fa880d1c02f6 Wed Jul 07 16:00:12 UTC 2021 Arunachalam Ganapathy <arunachalam.ganapathy@arm.com> plat-totalcompute: Add support for S-EL2 SPMC

This patch adds CFG_CORE_SEL2_SPMC support. Defines CFG_TZDRAM_START
address with memory region reserved for SPMC. Adds secondary cpu boot
request handler. Disables configuring GIC if SEL2 SPMC is enabled.

Signed-off-by: Arunachalam Ganapathy <arunachalam.ganapathy@arm.com>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>