Searched hist:"49273098 a5ccd87a2084a85f9e47d74fa3ecfc90" (Results 1 – 3 of 3) sorted by relevance
| /rk3399_ARM-atf/lib/cpus/aarch64/ |
| H A D | cortex_a76.S | 49273098a5ccd87a2084a85f9e47d74fa3ecfc90 Wed Nov 02 21:50:03 UTC 2022 Bipin Ravi <bipin.ravi@arm.com> fix(cpus): workaround for Cortex-A76 erratum 2743102
Cortex-A76 erratum 2743102 is a Cat B erratum that applies to
all revisions <=r4p1 and is still open. The workaround is to
insert a dsb before the isb in the power down sequence.
SDEN documentation:
https://developer.arm.com/documentation/SDEN885749/latest
Signed-off-by: Bipin Ravi <bipin.ravi@arm.com>
Change-Id: Ie2cd73bd91417d30b5633d80b2fbee32944bc2de
|
| /rk3399_ARM-atf/docs/design/ |
| H A D | cpu-specific-build-macros.rst | 49273098a5ccd87a2084a85f9e47d74fa3ecfc90 Wed Nov 02 21:50:03 UTC 2022 Bipin Ravi <bipin.ravi@arm.com> fix(cpus): workaround for Cortex-A76 erratum 2743102
Cortex-A76 erratum 2743102 is a Cat B erratum that applies to
all revisions <=r4p1 and is still open. The workaround is to
insert a dsb before the isb in the power down sequence.
SDEN documentation:
https://developer.arm.com/documentation/SDEN885749/latest
Signed-off-by: Bipin Ravi <bipin.ravi@arm.com>
Change-Id: Ie2cd73bd91417d30b5633d80b2fbee32944bc2de
|
| /rk3399_ARM-atf/lib/cpus/ |
| H A D | cpu-ops.mk | 49273098a5ccd87a2084a85f9e47d74fa3ecfc90 Wed Nov 02 21:50:03 UTC 2022 Bipin Ravi <bipin.ravi@arm.com> fix(cpus): workaround for Cortex-A76 erratum 2743102
Cortex-A76 erratum 2743102 is a Cat B erratum that applies to
all revisions <=r4p1 and is still open. The workaround is to
insert a dsb before the isb in the power down sequence.
SDEN documentation:
https://developer.arm.com/documentation/SDEN885749/latest
Signed-off-by: Bipin Ravi <bipin.ravi@arm.com>
Change-Id: Ie2cd73bd91417d30b5633d80b2fbee32944bc2de
|