Searched hist:"320 d53da605d67b9d95622c5c6bfd5ac2c17ed58" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/arch/powerpc/cpu/mpc85xx/ |
| H A D | cpu.c | 320d53da605d67b9d95622c5c6bfd5ac2c17ed58 Sun Sep 09 23:06:03 UTC 2012 Mark Marshall <mark.marshall@omicron.at> powerpc mpc85xx: Only clear TSR:WIS in watchdog_reset.
We should only write TSR_WIS to the SPRN_TSR register in
reset_85xx_watchdog.
The old code would cause the timer interrupt to be acknowledged when the
watchdog was reset, and we would then get no more timer interrupts.
This bug would affect all mpc85xx boards that have the watchdog enabled.
Signed-off-by: Mark Marshall <Mark.Marshall@omicron.at>
Signed-off-by: Andy Fleming <afleming@freescale.com>
|