Home
last modified time | relevance | path

Searched hist:"2973054 d9b4ba4fbcad7e04303ce8e0838b2f2b3" (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_reset_manager.h2973054d9b4ba4fbcad7e04303ce8e0838b2f2b3 Sun Oct 15 16:15:38 UTC 2023 Sieu Mun Tang <sieu.mun.tang@intel.com> fix(intel): update HPS bridges for Agilex5 SoC FPGA

This patch is used to update reset manager support
for Agilex5 Soc FPGA.
1. Update HPS bridges support for socfpga_bridges_disable
a. SOC2FPGA
b. LWSOC2FPGA
c. F2SDRAM
d. F2SOC

Change-Id: Ia539ff289e83303ae3b4d78b9ac1d50c9f9558da
Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com>
/rk3399_ARM-atf/plat/intel/soc/common/soc/
H A Dsocfpga_reset_manager.c2973054d9b4ba4fbcad7e04303ce8e0838b2f2b3 Sun Oct 15 16:15:38 UTC 2023 Sieu Mun Tang <sieu.mun.tang@intel.com> fix(intel): update HPS bridges for Agilex5 SoC FPGA

This patch is used to update reset manager support
for Agilex5 Soc FPGA.
1. Update HPS bridges support for socfpga_bridges_disable
a. SOC2FPGA
b. LWSOC2FPGA
c. F2SDRAM
d. F2SOC

Change-Id: Ia539ff289e83303ae3b4d78b9ac1d50c9f9558da
Signed-off-by: Sieu Mun Tang <sieu.mun.tang@intel.com>