Home
last modified time | relevance | path

Searched hist:"2909 d91bc8c03eaf25ba5206a5b6d2fa459d714c" (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3588.c2909d91bc8c03eaf25ba5206a5b6d2fa459d714c Wed Apr 20 08:05:58 UTC 2022 Kever Yang <kever.yang@rock-chips.com> clk: rk3588: Add 1.1G parameter for PLL

PPLL may need to use 1.1G Hz.

Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
Change-Id: I81a86e0fe47c88a0aefced6502723a8469ec59e0