Home
last modified time | relevance | path

Searched hist:"265 f475443e09ae9f6596f8395baf7ed09c270c6" (Results 1 – 2 of 2) sorted by relevance

/optee_os/core/drivers/clk/sam/
H A Dat91_cpu_opp.c265f475443e09ae9f6596f8395baf7ed09c270c6 Thu Jun 13 07:13:06 UTC 2024 Tony Han <tony.han@microchip.com> drivers: clk: sam: add the implement of CPU OPP clock

Register CPU OPP clock with the following operations:
- set_rate: call the operation of its parent
- get_rates_array: return the rates got from DT.
Skip CPU OPP clock register when OPP is not supported.

Signed-off-by: Tony Han <tony.han@microchip.com>
Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
H A Dat91_clk.h265f475443e09ae9f6596f8395baf7ed09c270c6 Thu Jun 13 07:13:06 UTC 2024 Tony Han <tony.han@microchip.com> drivers: clk: sam: add the implement of CPU OPP clock

Register CPU OPP clock with the following operations:
- set_rate: call the operation of its parent
- get_rates_array: return the rates got from DT.
Skip CPU OPP clock register when OPP is not supported.

Signed-off-by: Tony Han <tony.han@microchip.com>
Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>