Searched hist:"1 fcac774a84f3025789ea052d8f3d96a751d5ce4" (Results 1 – 2 of 2) sorted by relevance
| /optee_os/core/arch/arm/include/ |
| H A D | arm64.h | 1fcac774a84f3025789ea052d8f3d96a751d5ce4 Tue Feb 19 10:11:45 UTC 2019 Sandeep Tripathy <sandeep.tripathy@broadcom.com> drivers: GICv3: Configure native secure interrupt
OP-TEE dispatcher registers with TF-A to handle EL1S interrupts
by design. OP-TEE should own the G1S interrupts in GICv3.
-gic_it_add() should result in configuring a given interrupt to
G1S instead of G0 for GICv3.
-G1S interrupts to be enabled at distributor interface.
-system interface register ICC_IGRPEN1_EL1 to be used to enable
G1S interrupts.
Signed-off-by: Sandeep Tripathy <sandeep.tripathy@broadcom.com>
Reviewed-by: Soby Mathew <soby.mathew@arm.com>
Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
|
| /optee_os/core/drivers/ |
| H A D | gic.c | 1fcac774a84f3025789ea052d8f3d96a751d5ce4 Tue Feb 19 10:11:45 UTC 2019 Sandeep Tripathy <sandeep.tripathy@broadcom.com> drivers: GICv3: Configure native secure interrupt
OP-TEE dispatcher registers with TF-A to handle EL1S interrupts
by design. OP-TEE should own the G1S interrupts in GICv3.
-gic_it_add() should result in configuring a given interrupt to
G1S instead of G0 for GICv3.
-G1S interrupts to be enabled at distributor interface.
-system interface register ICC_IGRPEN1_EL1 to be used to enable
G1S interrupts.
Signed-off-by: Sandeep Tripathy <sandeep.tripathy@broadcom.com>
Reviewed-by: Soby Mathew <soby.mathew@arm.com>
Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
|