Home
last modified time | relevance | path

Searched hist:"1 d85c4bd5b6291b99feb2409525c96f0c1744328" (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/renesas/rcar/
H A Dbl2_plat_setup.c1d85c4bd5b6291b99feb2409525c96f0c1744328 Tue Oct 02 18:45:18 UTC 2018 Marek Vasut <marek.vasut+renesas@gmail.com> plat: rcar: Pass DTB with DRAM layout from BL2 to next stages

Pass DTB containing DRAM layout from BL2 to BL33 via register x3, so
that the BL33 can simply consume it and get accurate DRAM layout info.
BL33 is in most usecases U-Boot.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
H A Dplatform.mk1d85c4bd5b6291b99feb2409525c96f0c1744328 Tue Oct 02 18:45:18 UTC 2018 Marek Vasut <marek.vasut+renesas@gmail.com> plat: rcar: Pass DTB with DRAM layout from BL2 to next stages

Pass DTB containing DRAM layout from BL2 to BL33 via register x3, so
that the BL33 can simply consume it and get accurate DRAM layout info.
BL33 is in most usecases U-Boot.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>