Home
last modified time | relevance | path

Searched hist:"102 e4087935c454e0168cec7e9925b1e03be8325" (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/include/drivers/
H A Dmemctrl.h102e4087935c454e0168cec7e9925b1e03be8325 Thu Mar 03 21:28:10 UTC 2016 Varun Wadekar <vwadekar@nvidia.com> Tegra: allow individual SoCs to restore their settings

This patch uses the Memory controller driver's handler to restore
its settings and moves the other chip specific code to their own
'pwr_domain_on_finish' handlers.

Change-Id: I3c9d23bdab9e2e3c05034ff6812cf941ccd7a75e
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t210/
H A Dplat_psci_handlers.c102e4087935c454e0168cec7e9925b1e03be8325 Thu Mar 03 21:28:10 UTC 2016 Varun Wadekar <vwadekar@nvidia.com> Tegra: allow individual SoCs to restore their settings

This patch uses the Memory controller driver's handler to restore
its settings and moves the other chip specific code to their own
'pwr_domain_on_finish' handlers.

Change-Id: I3c9d23bdab9e2e3c05034ff6812cf941ccd7a75e
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/common/
H A Dtegra_pm.c102e4087935c454e0168cec7e9925b1e03be8325 Thu Mar 03 21:28:10 UTC 2016 Varun Wadekar <vwadekar@nvidia.com> Tegra: allow individual SoCs to restore their settings

This patch uses the Memory controller driver's handler to restore
its settings and moves the other chip specific code to their own
'pwr_domain_on_finish' handlers.

Change-Id: I3c9d23bdab9e2e3c05034ff6812cf941ccd7a75e
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>