Home
last modified time | relevance | path

Searched hist:"0 dde7f53797098cf7021f6a7ca6c15bfee405db1" (Results 1 – 3 of 3) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/cpu/armv7/
H A Dcache_v7.c0dde7f53797098cf7021f6a7ca6c15bfee405db1 Wed Oct 17 13:24:53 UTC 2012 Simon Glass <sjg@chromium.org> arm: Add control over cachability of memory regions

Add support for adjusting the L1 cache behavior by updating the MMU
configuration. The mmu_set_region_dcache_behaviour() function allows
drivers to make these changes after the MMU is set up.

It is implemented only for ARMv7 at present.

This is needed for LCD support, where we want to make the LCD frame buffer
write-through (or off) rather than write-back.

Signed-off-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>
/rk3399_rockchip-uboot/arch/arm/lib/
H A Dcache-cp15.c0dde7f53797098cf7021f6a7ca6c15bfee405db1 Wed Oct 17 13:24:53 UTC 2012 Simon Glass <sjg@chromium.org> arm: Add control over cachability of memory regions

Add support for adjusting the L1 cache behavior by updating the MMU
configuration. The mmu_set_region_dcache_behaviour() function allows
drivers to make these changes after the MMU is set up.

It is implemented only for ARMv7 at present.

This is needed for LCD support, where we want to make the LCD frame buffer
write-through (or off) rather than write-back.

Signed-off-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>
/rk3399_rockchip-uboot/arch/arm/include/asm/
H A Dsystem.h0dde7f53797098cf7021f6a7ca6c15bfee405db1 Wed Oct 17 13:24:53 UTC 2012 Simon Glass <sjg@chromium.org> arm: Add control over cachability of memory regions

Add support for adjusting the L1 cache behavior by updating the MMU
configuration. The mmu_set_region_dcache_behaviour() function allows
drivers to make these changes after the MMU is set up.

It is implemented only for ARMv7 at present.

This is needed for LCD support, where we want to make the LCD frame buffer
write-through (or off) rather than write-back.

Signed-off-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>