Searched +full:stm32mp1 +full:- +full:ipcc (Results 1 – 6 of 6) sorted by relevance
1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)3 ---4 $id: "http://devicetree.org/schemas/mailbox/st,stm32-ipcc.yaml#"5 $schema: "http://devicetree.org/meta-schemas/core.yaml#"10 The IPCC block provides a non blocking signaling mechanism to post and16 - Fabien Dessenne <fabien.dessenne@st.com>17 - Arnaud Pouliquen <arnaud.pouliquen@st.com>21 const: st,stm32mp1-ipcc31 - description: rx channel occupied32 - description: tx channel free[all …]
1 // SPDX-License-Identifier: GPL-2.03 * Copyright (C) STMicroelectronics 2018 - All Rights Reserved53 spinlock_t lock; /* protect access to IPCC registers */83 struct stm32_ipcc *ipcc = data; in stm32_ipcc_rx_irq() local84 struct device *dev = ipcc->controller.dev; in stm32_ipcc_rx_irq()90 proc_offset = ipcc->proc_id ? -IPCC_PROC_OFFST : IPCC_PROC_OFFST; in stm32_ipcc_rx_irq()91 tosr = readl_relaxed(ipcc->reg_proc + proc_offset + IPCC_XTOYSR); in stm32_ipcc_rx_irq()92 mr = readl_relaxed(ipcc->reg_proc + IPCC_XMR); in stm32_ipcc_rx_irq()97 for (chan = 0; chan < ipcc->n_chans; chan++) { in stm32_ipcc_rx_irq()103 mbox_chan_received_data(&ipcc->controller.chans[chan], NULL); in stm32_ipcc_rx_irq()[all …]
1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved6 #include <dt-bindings/interrupt-controller/arm-gic.h>7 #include <dt-bindings/clock/stm32mp1-clks.h>8 #include <dt-bindings/reset/stm32mp1-resets.h>11 #address-cells = <1>;12 #size-cells = <1>;15 #address-cells = <1>;16 #size-cells = <0>;19 compatible = "arm,cortex-a7";[all …]
1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)3 * Copyright (C) STMicroelectronics 2019 - All Rights Reserved7 #include <dt-bindings/gpio/gpio.h>8 #include <dt-bindings/mfd/st,stpmic1.h>16 reserved-memory {17 #address-cells = <1>;18 #size-cells = <1>;22 compatible = "shared-dma-pool";24 no-map;28 compatible = "shared-dma-pool";[all …]
1 // SPDX-License-Identifier: GPL-2.03 * Copyright (C) STMicroelectronics 2018 - All Rights Reserved9 #include <linux/clk-provider.h>18 #include <dt-bindings/clock/stm32mp1-clks.h>160 "ck_hse", "pll4_r", "clk-hse-div2"385 struct gate_cfg *gate_cfg = cfg->cfg; in _clk_hw_register_gate()388 cfg->name, in _clk_hw_register_gate()389 cfg->parent_name, in _clk_hw_register_gate()390 cfg->flags, in _clk_hw_register_gate()391 gate_cfg->reg_off + base, in _clk_hw_register_gate()[all …]
... -boot-2021.07/.readthedocs.yml u-boot-2021.07/Kbuild u-boot-2021.07 ...