Home
last modified time | relevance | path

Searched defs:_parent (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/drivers/st/clk/
H A Dclk-stm32-core.h224 #define STM32_DIV(idx, _binding, _parent, _flags, _div_id) \ argument
239 #define STM32_GATE(idx, _binding, _parent, _flags, _gate_id) \ argument
258 #define FIXED_FACTOR(idx, _idx, _parent, _mult, _div) \ argument
269 #define GATE(idx, _binding, _parent, _flags, _offset, _bit_idx) \ argument
295 #define CK_TIMER(idx, _idx, _parent, _flags, _apbdiv, _timpre) \ argument
361 #define CLK_OSC(idx, _idx, _parent, _osc_id) \ argument
372 #define CLK_OSC_FIXED(idx, _idx, _parent, _osc_id) \ argument
H A Dclk-stm32mp2.c914 #define CLK_PLL(idx, _idx, _parent, _pll_id, _flags)[idx] = {\ argument
962 #define CLK_PLL1(idx, _idx, _parent, _pll_id, _flags)[idx] = {\ argument
1140 #define CLK_OSC_MSI(idx, _idx, _parent, _osc_id) \ argument
1157 #define CLK_RTC(idx, _binding, _parent, _flags, _gate_id)[idx] = {\ argument
H A Dclk-stm32mp13.c1771 #define CLK_PLL(idx, _idx, _parent, _gate, _pll_id, _flags)[idx] = {\ argument
1826 #define STM32_COMPOSITE(idx, _binding, _parent, _flags, _gate_id,\ argument