Home
last modified time | relevance | path

Searched defs:REG_CKG_SC1_ODCLK (Results 1 – 8 of 8) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A DhalPNL.h222 #define REG_CKG_SC1_ODCLK REG_CLKGEN0_5E_L macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A DhalPNL.h222 #define REG_CKG_SC1_ODCLK REG_CLKGEN0_5E_L macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A DhalPNL.h222 #define REG_CKG_SC1_ODCLK REG_CLKGEN0_5E_L macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A DhalPNL.h222 #define REG_CKG_SC1_ODCLK REG_CLKGEN0_5E_L macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dmhal_xc_chip_config.h833 #define REG_CKG_SC1_ODCLK (REG_CHIPTOP_BASE + 0xBD ) // SC1 output dot clock macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dmhal_xc_chip_config.h839 #define REG_CKG_SC1_ODCLK (REG_CHIPTOP_BASE + 0xBD ) // SC1 output dot clock macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dmhal_xc_chip_config.h832 #define REG_CKG_SC1_ODCLK (REG_CHIPTOP_BASE + 0xBD ) // SC1 output dot clock macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dmhal_xc_chip_config.h826 #define REG_CKG_SC1_ODCLK (REG_CHIPTOP_BASE + 0xBD ) // SC1 output dot clock macro