rk3566: ddr: update ultra ddr bin to v1.08

build from:
6023a69949 rk356x: ddr: update ultra ddr bin to v1.08
build command:
./make.sh rk3568
update feature:
9296c56072 rk356x: ddr: add 3568s/m/j/

rk3566: ddr: update ultra ddr bin to v1.08

build from:
6023a69949 rk356x: ddr: update ultra ddr bin to v1.08
build command:
./make.sh rk3568
update feature:
9296c56072 rk356x: ddr: add 3568s/m/j/b2 support
7e8878d1d7 rk356x: ddr: fix reg_*_*_rxen_lp4 bug
10aade3a6a rk356x: ddr: allow user program otp in the user area
aaccb8d8f1 rk356x: ddr: fix lpddr4/4x WDQS bug
46381ccb7c rk356x: ddr: fix dbw detect bug
b043e57850 rk356x: ddr: fix otp operate bug
6b8cd55899 rk356x: ddr: default lp4 active_ranks set to 0x3
aa83a4734b rk356x: ddr: fix lpddr4/4x clk skew calculate bug
d3dd95a7c6 rk356x: ddr: adjust lpddr4x vref and slew-rate
1de3994ced rk356x: ddr: fix lpddr4/4x ca training bug
9d70f844dd rk356x: ddr: fix some ddr bug
3a9d6e6bcd rk356x: ddr: fix otp read code bug
003c6eea54 rk356x: update rx dqs skew when init

Signed-off-by: Tang Yun ping <typ@rock-chips.com>
Change-Id: Id81aab8bf21f131b730b0c6542f6eabedb7f5d0f

show more ...

rv1126: tee: mini memory: build version v1.00

Build from OPTEE commit:
0d6fb9bf 48M mini mem

Change-Id: I48bb4de47e52d8e7469d28baece9cd7e702b479d
Signed-off-by: XiaoDong Huang <derrick.huang@rock-

rv1126: tee: mini memory: build version v1.00

Build from OPTEE commit:
0d6fb9bf 48M mini mem

Change-Id: I48bb4de47e52d8e7469d28baece9cd7e702b479d
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...

rk322xh: bl31: update version to v1.47

Build from ATF commit:
9924a1647 plat: rk322xh: add check bin1 chip to limit ddr 600
update feature:
9924a1647 plat: rk322xh: add check bin1 chip to limit dd

rk322xh: bl31: update version to v1.47

Build from ATF commit:
9924a1647 plat: rk322xh: add check bin1 chip to limit ddr 600
update feature:
9924a1647 plat: rk322xh: add check bin1 chip to limit ddr 600

Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
Change-Id: I965ac3170b2d352f9bbd4472681ee1e8af8c9eea

show more ...

rk322xh/rk3328: ddr: update ddr init code to v1.18

print info: DDR Version 1.18 20210602
from commit:
98b32cf rk322xh: update DDR Version 1.18 20210602
update feature:
add limit ddr max freq to 53

rk322xh/rk3328: ddr: update ddr init code to v1.18

print info: DDR Version 1.18 20210602
from commit:
98b32cf rk322xh: update DDR Version 1.18 20210602
update feature:
add limit ddr max freq to 533MHz for bin1 chip.

Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
Change-Id: Ia309ef21fbf406c9f487517960e03dd8e8dd30db

show more ...

rk3568: bl31: update version to v1.27

Build from ATF commit:
ea50cdb22 plat: rk3568: dmc: add idle_rkvdec before disable AXI port
update feature:
ea50cdb22 plat: rk3568: dmc: add idle_rkvdec befor

rk3568: bl31: update version to v1.27

Build from ATF commit:
ea50cdb22 plat: rk3568: dmc: add idle_rkvdec before disable AXI port
update feature:
ea50cdb22 plat: rk3568: dmc: add idle_rkvdec before disable AXI port

Signed-off-by: shengfei Xu <xsf@rock-chips.com>
Change-Id: Id324e9baa530f9b1cfca959525a1aad1149ca679

show more ...

rv1126: tee: update version to v1.19

Build from OPTEE commit:
61053b11
update feature:
61053b11
b500cf9c
a53a7d99 rv1126: only register fiq_cpu_stop_handler one time
cab1372b pla

rv1126: tee: update version to v1.19

Build from OPTEE commit:
61053b11
update feature:
61053b11
b500cf9c
a53a7d99 rv1126: only register fiq_cpu_stop_handler one time
cab1372b plat-rockchip: only register fiq_debugger_irq_handler one time
9c3b5fd9 plat-rockchip: map TEE_PLAT_SHMEM as MEM_AREA_RAM_NSEC

Change-Id: I4ee2f50a1b5b80a629359190280210db352ea673
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...

rk3568: bl31 ultra: update version to v2.06

Build from ATF commit:
2f70923a2 plat: rk3568: clean all ipd before starting the transfer
update feature:
2f70923a2 plat: rk3568: clean all ipd be

rk3568: bl31 ultra: update version to v2.06

Build from ATF commit:
2f70923a2 plat: rk3568: clean all ipd before starting the transfer
update feature:
2f70923a2 plat: rk3568: clean all ipd before starting the transfer
53499c5e6 plat: rk3568: rk_i2c_uninit has been called by the next i2c operation
05988ebe1 plat: rockchip: common: add share mem page type define
4c2797c7e plat: rk3568: dmc: fix RX Vref calc err when updata drv odt
0f7c02de8 plat: rk3568: dump wakeup pin number
3493ed30b plat: rk3568: add clk_scmi_ddr
fbc892360 plat: rk3568: support virtual poweroff
23bfcc0d6 plat: rk3568: support uboot charge low power mode
7bc959925 plat: rk3568: dmc: update version to V1.01 and add ddr_get_freq_info

Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Change-Id: Ic730290cde7f9b230c88cf2461bb976b85f5c46c

show more ...

rk3566: ddr: update ddr bin to v1.09

build from:
d66fc41e9c rk356x: ddr: update ddr bin to v1.09
build command:
./make.sh rk3568

update feature:
74bdef59fd rk356x: ddr: add 3568s/m/j/b2 support

rk3566: ddr: update ddr bin to v1.09

build from:
d66fc41e9c rk356x: ddr: update ddr bin to v1.09
build command:
./make.sh rk3568

update feature:
74bdef59fd rk356x: ddr: add 3568s/m/j/b2 support
3220a096ba rk356x: ddr: adjust print info
7dc3ec451a rk356x: ddr: fix reg_*_*_rxen_lp4 bug
b16ddd2a97 rk356x: ddr: allow user program otp in the user area
de4ccf565f rk356x: ddr: fix lpddr4/4x WDQS bug
dd0befbb88 rk356x: ddr: disable cs1/cs3 ca odt
f8c5ebd50e rk356x: ddr: add lpddr4 byte mode support
18225d611d rk356x: ddr: modify trfc base on real capacity
7e7f62e1e7 rk356x: ddr: auto detect 4 ch lpddr4/4x.
db9aecc5ae rk356x: ddr: add more ddrconf support move to highest 256MB
5ee3419e72 rk356x: ddr: only support 4GB map to high 8GB-256MB

Signed-off-by: Tang Yun ping <typ@rock-chips.com>
Change-Id: I0ecc0f69dd97598f45619d486fa732aab99544dc

show more ...

rk3568: ddr: update ddr bin to v1.09

build from:
d66fc41e9c rk356x: ddr: update ddr bin to v1.09
build command:
./make.sh rk3568

update feature:
74bdef59fd rk356x: ddr: add 3568s/m/j/b2 s

rk3568: ddr: update ddr bin to v1.09

build from:
d66fc41e9c rk356x: ddr: update ddr bin to v1.09
build command:
./make.sh rk3568

update feature:
74bdef59fd rk356x: ddr: add 3568s/m/j/b2 support
3220a096ba rk356x: ddr: adjust print info
7dc3ec451a rk356x: ddr: fix reg_*_*_rxen_lp4 bug
b16ddd2a97 rk356x: ddr: allow user program otp in the user area
de4ccf565f rk356x: ddr: fix lpddr4/4x WDQS bug
dd0befbb88 rk356x: ddr: disable cs1/cs3 ca odt
f8c5ebd50e rk356x: ddr: add lpddr4 byte mode support
18225d611d rk356x: ddr: modify trfc base on real capacity
7e7f62e1e7 rk356x: ddr: auto detect 4 ch lpddr4/4x.
db9aecc5ae rk356x: ddr: add more ddrconf support move to highest 256MB
5ee3419e72 rk356x: ddr: only support 4GB map to high 8GB-256MB

Signed-off-by: Tang Yun ping <typ@rock-chips.com>
Change-Id: Ifc726aaf94150b9ce2841eb71ff388c7642a5e50

show more ...

rv1126: tpl: update thunder boot ddr bin to v1.06

build from next-dev:
b1b9d7fba4 drivers: ram: common: fix ssmod define err
update feature:
b1b9d7fba4 drivers: ram: common: fix ssmo

rv1126: tpl: update thunder boot ddr bin to v1.06

build from next-dev:
b1b9d7fba4 drivers: ram: common: fix ssmod define err
update feature:
b1b9d7fba4 drivers: ram: common: fix ssmod define err
d49e7c3403 drivers: ram: rv1126: fix the judgment of "set ctl address map fail"
06a17b4adf drivers: ram: rv1126: Turn on DQS_c 2k pull-up resistor to workaround WDQS control of LPDDR4/LPDDR4X
246ad23dbf drivers: ram: rk356x: fix read_mr() of LPDDR3
e90784abb2 rv1126: ddr: fix tx dqs bypass phase setting err
c2a03d5d81 drivers: ram: rv1126: add support lpddr4x
bf922fc800 drivers: ram: rv1126: fix calculating of MSCH_DeviceSize
e2dc1cc022 drivers: ram: rv1126: Modify tRFC and related timing based on DDR capacity
330cd12fc3 drivers: ram: rv1126: fix return value of read_mr()
3993b0c711 drivers: ram: rv1126: Set default value of die bus with to x16 when bus width is x16/x32 of DDR3
9050e1f82e drivers: ram: rv1126: fix tZQLAT of LPDDR4
build command:
CONFIG_SPL_KERNEL_BOOT=y
for lpddr3 bin, CONFIG_ROCKCHIP_TPL_INIT_DRAM_TYPE need set to 6.
for lpddr4 bin, CONFIG_ROCKCHIP_TPL_INIT_DRAM_TYPE need set to 7.
default CONFIG_ROCKCHIP_DRAM_EXTENDED_TEMP_SUPPORT=n, if you need
extended temperature bin, you need enable "CONFIG_ROCKCHIP_DRAM\
_EXTENDED_TEMP_SUPPORT", then rebuild uboot.
./make.sh rv1126 && ./make.sh tpl.
Note:
the pre-build 528MHz binary disable ODT.

Change-Id: Ibb384f60d714535822202330d2c3ae3cef75337c
Signed-off-by: Ziyuan Xu <xzy.xu@rock-chips.com>

show more ...

rv1126: ddr: update ddr bin to v1.06

build from u-boot-ddr:
78270c3ffa dram_init: rv1126: update to v1.06

update feature:
d49e7c3403 drivers: ram: rv1126: fix the judgment of "set ctl
address map

rv1126: ddr: update ddr bin to v1.06

build from u-boot-ddr:
78270c3ffa dram_init: rv1126: update to v1.06

update feature:
d49e7c3403 drivers: ram: rv1126: fix the judgment of "set ctl
address map fail"
06a17b4adf drivers: ram: rv1126: Turn on DQS_c 2k pull-up
resistor to workaround WDQS control of LPDDR4/LPDDR4X
246ad23dbf drivers: ram: rk356x: fix read_mr() of LPDDR3
e90784abb2 rv1126: ddr: fix tx dqs bypass phase setting err
c2a03d5d81 drivers: ram: rv1126: add support lpddr4x
bf922fc800 drivers: ram: rv1126: fix calculating of
MSCH_DeviceSize
e2dc1cc022 drivers: ram: rv1126: Modify tRFC and related timing based on
DDR capacity
330cd12fc3 drivers: ram: rv1126: fix return value of read_mr()
3993b0c711 drivers: ram: rv1126: Set default value of die bus
with to x16 when bus width is x16/x32 of DDR3
9050e1f82e drivers: ram: rv1126: fix tZQLAT of LPDDR4

Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
Change-Id: I053cb27d5addb4bb85dd88a7780049b95b991029

show more ...

rk356x: loader: update version to v1.10

from commit: 98d5681 src: slc_flash: Support S34ML08G2

Change-Id: Ib95aa44b04c1a8ce1927a9bab10b04dbfb734a22
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>

rk3568: bl31: update version to v1.26

Build from ATF commit:
0f7c02de8 plat: rk3568: dump wakeup pin number
update feature:
0f7c02de8 plat: rk3568: dump wakeup pin number
3493ed30b plat: rk3568:

rk3568: bl31: update version to v1.26

Build from ATF commit:
0f7c02de8 plat: rk3568: dump wakeup pin number
update feature:
0f7c02de8 plat: rk3568: dump wakeup pin number
3493ed30b plat: rk3568: add clk_scmi_ddr
fbc892360 plat: rk3568: support virtual poweroff
23bfcc0d6 plat: rk3568: support uboot charge low power mode
7bc959925 plat: rk3568: dmc: update version to V1.01 and add ddr_get_freq_info

Change-Id: I9abcddf815e79fd3615202364ff410571022931d
Signed-off-by: shengfei Xu <xsf@rock-chips.com>

show more ...

tool: ddrbin_tool: update to v1.07 20210603

1.add modify driver strength, odt, Vref and etc for rv1126 and rk3568
2.support getting ddrbin config to gen_param.txt:
./ddrbin_tool -g gen_param.txt

tool: ddrbin_tool: update to v1.07 20210603

1.add modify driver strength, odt, Vref and etc for rv1126 and rk3568
2.support getting ddrbin config to gen_param.txt:
./ddrbin_tool -g gen_param.txt px30_ddr_333MHz_v1.15.bin
3.add disable print training.

Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
Change-Id: I8c101dacd14926891d1632095fa9e1af1ab4f286

show more ...

rk3568/rk3566: spl: nand: update version to v1.07

build from uboot commit:
7f48d41aa configs: rk3566 add rk3566-nand.config for nand

build command:
./make.sh rk3568

Signed-off-by: Yifen

rk3568/rk3566: spl: nand: update version to v1.07

build from uboot commit:
7f48d41aa configs: rk3566 add rk3566-nand.config for nand

build command:
./make.sh rk3568

Signed-off-by: Yifeng Zhao <yifeng.zhao@rock-chips.com>
Change-Id: I016823575aa7a6ec6c79758654281ab36e692595

show more ...

tools: bmp2gray16: support eink power off logo

Build from next-dev with command ./make.sh rk3566-eink

on-commit:
(74b82d9635 tools: rockchip: bmp2gray16: support eink power off logo)

Signed-of

tools: bmp2gray16: support eink power off logo

Build from next-dev with command ./make.sh rk3566-eink

on-commit:
(74b82d9635 tools: rockchip: bmp2gray16: support eink power off logo)

Signed-off-by: Zorro Liu <lyx@rock-chips.com>
Change-Id: Iedb3768cd55c253a311dfd3a6ef9351ade96cc47

show more ...

RKBOOT: rk3566: add RK3566MINIALL_NAND.ini for nand

Signed-off-by: wlq <wlq@rock-chips.com>
Change-Id: If0a090c6a0fe5bd2c2ab82b6b152a141ca0119fc

tools: programmer_image_tool: Update to 1.20

Support rk3568 IDB packet format

Usage: ./programmer_image_tool -i loader.bin -b 256 -p 4 -t emmc

Change-Id: I316f3bb527464a9c1def79c61a22ca4040c9f034

tools: programmer_image_tool: Update to 1.20

Support rk3568 IDB packet format

Usage: ./programmer_image_tool -i loader.bin -b 256 -p 4 -t emmc

Change-Id: I316f3bb527464a9c1def79c61a22ca4040c9f034
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>

show more ...

rk356x: loader: update version to v1.09

from commit: b651e66 src: spinand: Support new devices

Change-Id: I089c9ad80fa357612fa42fd7e23f50fd818c997f
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>

rk1808: bl31: update version to v1.14

Build from ATF commit:
4adcfc013 plat: rk1808: fix error of compillig with "DEBUG=0" option
update feature:
4adcfc013 plat: rk1808: fix error of compill

rk1808: bl31: update version to v1.14

Build from ATF commit:
4adcfc013 plat: rk1808: fix error of compillig with "DEBUG=0" option
update feature:
4adcfc013 plat: rk1808: fix error of compillig with "DEBUG=0" option
d1cc80aa8 plat: rockchip: common: fix the min tWR overflow
9084aeaec plat: rk1808: remove dsmpd when pll setting
3e4fd0740 rockchip: workaround for gicv3 secure bug
857e9c1b4 rockchip: fix err of parsing ddr_parameter
5603427d7 plat: rk1808: ddr: fix the error about DDR4 DLL
2041b46d8 BACKPORT: Prevent speculative execution past ERET

Change-Id: Ia56aed48f8a67dc4909dcb695b2ae70b37489995
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...

rv1126: tee with ta: update version to v1.18

Build from optee commit in develop-next-32bit branch:
8cd72983 rv1126: fix macro RG_MAP_SECURE
Update feature:
8cd72983 rv1126: fix macro RG_MAP_

rv1126: tee with ta: update version to v1.18

Build from optee commit in develop-next-32bit branch:
8cd72983 rv1126: fix macro RG_MAP_SECURE
Update feature:
8cd72983 rv1126: fix macro RG_MAP_SECURE
ef89b5c2 rockchip: fix err of parsing ddr_parameter
2c6573a7 rockchip: rv1126: fix error of parenthesis matching in sgrf_init
1e75c939 plat-rockchip: fiq-debugger: adjust the usage of fiq_debugger.tgt_cpu
9f935616 pta: unnecessary to free share memory when close session
7fcbc47e plat-rockchip: fix CFG_RK_STATIC_MEM_PARAM define err
d9140b1b rv1126: conf.mk: use atags to pass parameter

Change-Id: Ie2f05d7b5fb133a2b4c1035edd8632505c8dfcb2
Signed-off-by: XiaoDong Huang <derrick.huang@rock-chips.com>

show more ...

rk3568: bl31 ultra: update version to v2.05

Build from ATF commit:
7bc959925 plat: rk3568: dmc: update version to V1.01 and add ddr_get_freq_info
update feature:
7bc959925 plat: rk3568: dmc:

rk3568: bl31 ultra: update version to v2.05

Build from ATF commit:
7bc959925 plat: rk3568: dmc: update version to V1.01 and add ddr_get_freq_info
update feature:
7bc959925 plat: rk3568: dmc: update version to V1.01 and add ddr_get_freq_info
d2e0ef53d plat: rk3568: select the default suspend 32k clock from the PVTM
f8297ce88 rockchip_exceptions: adjust the usage of uartdbg_uart_info.tgt_cpu
d053a1087 rockchip: fiq debugger: don't disable fiq if fiq from el2
354236216 rockchip_exceptions: save/restore el2 register if fiq-debugger from el2
02bab0c8f BACKPORT: lib: el3_runtime: Fix SPE system registers in el2_sysregs_context
2c7c36d92 plat: rk3568: support cache ecc.
cda1658bc plat: rk3568: config the pmugrf_reset_hold bit
c2d509965 plat: rk3568: save and restore PMUCRU_PMUCLKSEL_CON00
9b05de3a1 plat: rk3568: dump the wakeup irq
270aa3847 plat: rk3568: dmc: rectiyf LPDDR4 MR14 value

Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Change-Id: I3e00968594fae0ceed781dbc130157b6d114cf76

show more ...

rk3568: bl31: update version to v1.25

Build from ATF commit:
bd3bc346f plat: rk3568: select the default suspend 32k clock from the PVTM
update feature:
bd3bc346f plat: rk3568: select the default s

rk3568: bl31: update version to v1.25

Build from ATF commit:
bd3bc346f plat: rk3568: select the default suspend 32k clock from the PVTM
update feature:
bd3bc346f plat: rk3568: select the default suspend 32k clock from the PVTM
Signed-off-by: shengfei Xu <xsf@rock-chips.com>
Change-Id: Ifcf9119cfd26d158a7f0b7c7e2a5d16a8849255f

show more ...

rk3568: bl31: update version to v1.24

Build from ATF commit:
cda1658bc plat: rk3568: config the pmugrf_reset_hold bit
update feature:
cda1658bc plat: rk3568: config the pmugrf_reset_hold bit

Sign

rk3568: bl31: update version to v1.24

Build from ATF commit:
cda1658bc plat: rk3568: config the pmugrf_reset_hold bit
update feature:
cda1658bc plat: rk3568: config the pmugrf_reset_hold bit

Signed-off-by: shengfei Xu <xsf@rock-chips.com>
Change-Id: Iff421e98ab2ab7ebfb6555f254ab6159fd65cb6c

show more ...

rv1108: ddr: update ddr version to V1.10 20210528

build from:
8b1eaeb Version: DDR Version V1.10 20210528
update feature:
49072a6 ddr: enable ssmod support

Signed-off-by: Zhihuan He <huan.he@rock

rv1108: ddr: update ddr version to V1.10 20210528

build from:
8b1eaeb Version: DDR Version V1.10 20210528
update feature:
49072a6 ddr: enable ssmod support

Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
Change-Id: Ic67e5ea5aa300e307a174d52f8a0ec41938b4bce

show more ...