rockchip: px30: Support for mtd nand flash

Change-Id: Ifba61951ba43684327ee56cdea72ae3e6a69935d
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>

Merge branch 'next-dev' into thunder-boot

rockchip: px30: set malloc length 32MB

AVB bootflow allocs large memory from system now.

Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
Change-Id: I2ed9c7e1d48d9ff3187f02eda03e7ad3089ed26e

rockchip: px30: Update CONFIG_SPL_MAX_SIZE to 0x40000

We are going to update atf base to 0x40000, so that we can use space
0~0x40000 for SPL without relocate for support ATF.
0x40000 should be enoug

rockchip: px30: Update CONFIG_SPL_MAX_SIZE to 0x40000

We are going to update atf base to 0x40000, so that we can use space
0~0x40000 for SPL without relocate for support ATF.
0x40000 should be enough for SPL text, and we have separate BSS and
STACK.

Change-Id: I081d289f10a54d8a98e9f466e1730659f2c712a3
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>

show more ...

rockchip: rk3326: add AArch32 execution state support

Support boot ARMv8 based RK3326 on AARCH32 state

Change-Id: Ifb788ba71057f4f72dba9e1071c3609308644a9b
Signed-off-by: Joseph Chen <chenjh@rock-c

rockchip: rk3326: add AArch32 execution state support

Support boot ARMv8 based RK3326 on AARCH32 state

Change-Id: Ifb788ba71057f4f72dba9e1071c3609308644a9b
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

include: px30: move fdt to 131M

It avoids fdt overlap with large boot.img/recovery.img, moving
fdt ahead of boot.img/recovery.img is safer.

Change-Id: I7337924f9e09f8616577ddf8ca1e22d31a77e599
Sign

include: px30: move fdt to 131M

It avoids fdt overlap with large boot.img/recovery.img, moving
fdt ahead of boot.img/recovery.img is safer.

Change-Id: I7337924f9e09f8616577ddf8ca1e22d31a77e599
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rockchip: px30: enable wide temperature dvfs

Change-Id: I0584f1c0d01b017bbc949af38065f9f521c361f4
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

px30: set "kernel_addr_r" as 0x00280000

load kernel as close as possible to the start of system RAM in
order to make full use of memory for kernel.

Change-Id: I383ba5cc521340e18db0ae3048d02711af59e

px30: set "kernel_addr_r" as 0x00280000

load kernel as close as possible to the start of system RAM in
order to make full use of memory for kernel.

Change-Id: I383ba5cc521340e18db0ae3048d02711af59e43b
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rockchip: rk3326: enable lzo/lz4 compressed kernel image

Change-Id: Ia86b0be60cebf55e53ddc3b33679104f216579a6
Signed-off-by: zain wang <wzz@rock-chips.com>

Revert "rockchip: px30: add fdt_high/initrd_high to avoid relocation"

This reverts commit d6ceaafd1a113ad77916608ec7c45e6f4f7f2730.

Change-Id: Ia039a3e7fd4ced0f01fbc9ec1d6d168e5b4fc20a
Signed-off-b

Revert "rockchip: px30: add fdt_high/initrd_high to avoid relocation"

This reverts commit d6ceaafd1a113ad77916608ec7c45e6f4f7f2730.

Change-Id: Ia039a3e7fd4ced0f01fbc9ec1d6d168e5b4fc20a
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rockchip: px30: add fdt_high/initrd_high to avoid relocation

Change-Id: Ib6dd7b98ea5b44cecd0f52e570643c486940e83c
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

rockchip: px30: set init sp address backward

U-Boot max size is default 1MB, so that if init sp starts
from the tail of 1M, it overrides the U-Boot images which
causes a relocation failure.

Change-

rockchip: px30: set init sp address backward

U-Boot max size is default 1MB, so that if init sp starts
from the tail of 1M, it overrides the U-Boot images which
causes a relocation failure.

Change-Id: I0209a4294f9b85e89ce22a3a5c1e1b79a0ff37aa
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

show more ...

rockchip: px30: Increase the size of CONFIG_SYS_MALLOC_LEN to 192M.

If vbmeta does not have signature information, avb will load all
data in the vbmeta partition, which requires more malloc size.

C

rockchip: px30: Increase the size of CONFIG_SYS_MALLOC_LEN to 192M.

If vbmeta does not have signature information, avb will load all
data in the vbmeta partition, which requires more malloc size.

Change-Id: I605801f2d995a217d4dee2f6f5ff0a3680ea247e
Signed-off-by: Bian Jin chen <kenjc.bian@rock-chips.com>

show more ...

rockchip: px30: spl: change CONFIG_SPL_MAX_SIZE to 0x20000

px30 spl size over 0x10000,so set CONFIG_SPL_MAX_SIZE to 0x20000.

Change-Id: I3e9bea5ccb7d4516ecc4881eb2d454e1afdcabb0
Signed-off-by: YouM

rockchip: px30: spl: change CONFIG_SPL_MAX_SIZE to 0x20000

px30 spl size over 0x10000,so set CONFIG_SPL_MAX_SIZE to 0x20000.

Change-Id: I3e9bea5ccb7d4516ecc4881eb2d454e1afdcabb0
Signed-off-by: YouMin Chen <cym@rock-chips.com>

show more ...

rockchip: boot_mode: get the bootdev detect command from env

Define command list in header env instead of C source.

Change-Id: I781d86588f4981347233f4e1b6c63b0dbef98e08
Signed-off-by: Kever Yang <k

rockchip: boot_mode: get the bootdev detect command from env

Define command list in header env instead of C source.

Change-Id: I781d86588f4981347233f4e1b6c63b0dbef98e08
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>

show more ...

rockchip: px30: update default ramdisk load addr

The origin addr 0x06000000 have risk for ramdisk size
bigger than 0x02400000, which will touch the area of
0x08400000(reserved by bl32) and system ab

rockchip: px30: update default ramdisk load addr

The origin addr 0x06000000 have risk for ramdisk size
bigger than 0x02400000, which will touch the area of
0x08400000(reserved by bl32) and system abort.

Change-Id: Id5320b4e171ec7ff16bee64d0b60b381081537a9
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>

show more ...

rockchip: update and move CONFIG_NR_DRAM_BANKS to common header

Most of SoCs have 2 banks after we enable OP-TEE,
for those still only have 1 bank soc, it's OK to use 2 bank
for the other one have s

rockchip: update and move CONFIG_NR_DRAM_BANKS to common header

Most of SoCs have 2 banks after we enable OP-TEE,
for those still only have 1 bank soc, it's OK to use 2 bank
for the other one have size 0 if not used.

Change-Id: Ifa0ee3e12960794c71398636e525ef853eae7870
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>

show more ...

rockchip: px30: extend space for kenrel load

kernel may need more then 32M, make room for it.

Change-Id: Ia8916224a5915153aea731f45dddac1dda09df5b
Signed-off-by: Kever Yang <kever.yang@rock-chips.c

rockchip: px30: extend space for kenrel load

kernel may need more then 32M, make room for it.

Change-Id: Ia8916224a5915153aea731f45dddac1dda09df5b
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>

show more ...

configs: rockchip: px30: enlarge malloc length

The avb process may malloc a large buffer,
so enlarge malloc length.

Change-Id: I8a67d4c60ac4e0faa2726d1e188b7901b7f2a7c4
Signed-off-by: Jason Zhu <ja

configs: rockchip: px30: enlarge malloc length

The avb process may malloc a large buffer,
so enlarge malloc length.

Change-Id: I8a67d4c60ac4e0faa2726d1e188b7901b7f2a7c4
Signed-off-by: Jason Zhu <jason.zhu@rock-chips.com>

show more ...

configs: rockchip: enable display for evb-px30

Change-Id: I982c253ecc7f5e6ddbdf9cad459c9f59e720fb60
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>

configs: rockchip: enable ehci and ohci support for evb-px30

Enable ECHI & OHCI host support for Rockchip evb-px30 SoC.

Change-Id: I156ca98b569ccf0181433661ed0f79b0b40ecdab
Signed-off-by: Frank Wan

configs: rockchip: enable ehci and ohci support for evb-px30

Enable ECHI & OHCI host support for Rockchip evb-px30 SoC.

Change-Id: I156ca98b569ccf0181433661ed0f79b0b40ecdab
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>

show more ...

configs: px30_common.h: enable CONFIG_PREBOOT

Change-Id: I5b2055ab20917a0ee0ef8181e23a5f3c97203c5c
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

configs: rockchip: px30: enable rockusb and fastboot

This commit adds rockusb and fastboot support for evb-px30 board.

Change-Id: I0ce468a829a506f74123427c5ac3d0fe9162bcae
Signed-off-by: Frank Wang

configs: rockchip: px30: enable rockusb and fastboot

This commit adds rockusb and fastboot support for evb-px30 board.

Change-Id: I0ce468a829a506f74123427c5ac3d0fe9162bcae
Signed-off-by: Frank Wang <frank.wang@rock-chips.com>

show more ...

rockchip: irq: enable GICv2 on px30

Change-Id: I797fa071091f6856c3a7eef6ae6a9f0c4bcb377a
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>

configs: px30_common.h: set CONFIG_NR_DRAM_BANKS=2

Change-Id: Ic2e299707e6885f625d101977f592bf271204881
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>