History log of /rk3399_rockchip-uboot/drivers/video/drm/ (Results 251 – 275 of 742)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
7bcdc6ee14-Apr-2023 Damon Ding <damon.ding@rock-chips.com>

video/drm: vop2: add den/vsync/hsync polarity setting for rk3568 edp

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: Ib6c2fe4ec54742cda3d9e7cea413c30aa278df5f

35c4898412-Apr-2023 Wyon Bi <bivvy.bi@rock-chips.com>

video/drm: analogix_dp: parse link-frequencies property of output endpoint

Add capability to parse and retrieve max DP link supported rate from
link-frequencies property of output endpoint.

Change-

video/drm: analogix_dp: parse link-frequencies property of output endpoint

Add capability to parse and retrieve max DP link supported rate from
link-frequencies property of output endpoint.

Change-Id: I8f25c9601cb579c47b8d8909ff4ef7bdffe5ddff
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>

show more ...

549d42b612-Apr-2023 Wyon Bi <bivvy.bi@rock-chips.com>

video/drm: dw_dp: parse link-frequencies property of output endpoint

Add capability to parse and retrieve max DP link supported rate
from link-frequencies property of output endpoint.

Change-Id: I7

video/drm: dw_dp: parse link-frequencies property of output endpoint

Add capability to parse and retrieve max DP link supported rate
from link-frequencies property of output endpoint.

Change-Id: I7e357fb562c1c02c7be62a325453e51b8ebdc95f
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>

show more ...

cce9b06a12-Apr-2023 Wyon Bi <bivvy.bi@rock-chips.com>

video/drm: rockchip_display: Add rockchip_of_graph_get_endpoint_by_regs helper

Change-Id: I639b71fe4b88adc358878ac116a9731f6239bf75
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>

0fbedd0604-Apr-2023 Algea Cao <algea.cao@rock-chips.com>

drm/rockchip: dw-hdmi: set hdcp keepout active at all modes

Some display equipments require that the interval
between Video Data and Data island must be at least 58 pixels,
and fc_invidconf.HDCP_kee

drm/rockchip: dw-hdmi: set hdcp keepout active at all modes

Some display equipments require that the interval
between Video Data and Data island must be at least 58 pixels,
and fc_invidconf.HDCP_keepout set (1'b1) can meet the requirement.

Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: I3c7198755c6fb7bc2ba0312a00630c39542ec0dc

show more ...

1c18619904-Apr-2023 Algea Cao <algea.cao@rock-chips.com>

drm/rockchip: dw-hdmi: Fix 1080p RGB/YUV444 10BIT display blur

If set default phase to 1, 1080p RGB/YUV444 10BIT display blur
when switch from 4K YUV420 8BIT.

Signed-off-by: Algea Cao <algea.cao@ro

drm/rockchip: dw-hdmi: Fix 1080p RGB/YUV444 10BIT display blur

If set default phase to 1, 1080p RGB/YUV444 10BIT display blur
when switch from 4K YUV420 8BIT.

Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: Id5b8d636424099e914cc3734817a26c1f68fd472

show more ...

fb5b9a6001-Apr-2023 Algea Cao <algea.cao@rock-chips.com>

drm/rockchip: dw-hdmi: Polls hdmi hpd status within two seconds

Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: I5b0a9d9fee691fb3247e927dffe3b925dc3b0b86

d9939fc931-Mar-2023 Algea Cao <algea.cao@rock-chips.com>

drm: bridge: dw-hdmi: Read edid in 8-bytes steps

This saves about 200 milliseconds compared to the
original method of reading one byte at a time.

Signed-off-by: Algea Cao <algea.cao@rock-chips.com>

drm: bridge: dw-hdmi: Read edid in 8-bytes steps

This saves about 200 milliseconds compared to the
original method of reading one byte at a time.

Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: I8b0fdfffaf950089f7c8c80fb874b51bc4159894

show more ...

fa0df57c06-Apr-2023 Guochun Huang <hero.huang@rock-chips.com>

video/drm: rohm-bu18tl82: platdata auto alloc a mipi_dsi_device

Change-Id: I165b5c304cb875b3ed177d793d906267e4879b7c
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>

25471c6930-Mar-2023 Algea Cao <algea.cao@rock-chips.com>

drm/rockchip: dw-hdmi: Set 4K x 2K mode picture aspect ratio

Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: I70567ba528c24f0bac3820849f861ec4e472c076

80fbe78829-Mar-2023 Damon Ding <damon.ding@rock-chips.com>

video/drm: vop: add rb_swap check for serial rgb format

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I2f87750a942e7057968cbaa9b71b0567111c9477

3232897129-Mar-2023 Damon Ding <damon.ding@rock-chips.com>

video/drm: vop: add support for bg/rb/rg/delta/dummy swap ctrl

One is bg/rb/rg/delta/dummy, such as RK3288, RK3328
and RK3399. The other is bg/delta/rb/rg/dummy, such
as RK3308, RV1126 and RV1106.

video/drm: vop: add support for bg/rb/rg/delta/dummy swap ctrl

One is bg/rb/rg/delta/dummy, such as RK3288, RK3328
and RK3399. The other is bg/delta/rb/rg/dummy, such
as RK3308, RV1126 and RV1106.

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: If5bb3f32961a7da288ddb23fcd8d79ff51c43af3

show more ...

5743c73e31-Mar-2023 Zhang Yubing <yubing.zhang@rock-chips.com>

video/drm: vop3: fix csc registers config

Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>
Change-Id: I6e5ad639af33eff34530785b1577899e873b4b2d

72388c2603-Apr-2023 Damon Ding <damon.ding@rock-chips.com>

video/drm: rockchip: add support to dump vop regs

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I82aa5107de49570ca772a32e38328fbf6bc2a0b9

33c521a725-Aug-2022 Damon Ding <damon.ding@rock-chips.com>

video/drm: display: support to parse mcu-panel node

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I0bd1fb6eed6d2fe5c00d9445ef0a13e818e4ee72

b5dbb15a25-Aug-2022 Damon Ding <damon.ding@rock-chips.com>

video/drm: rgb: add support for mcu interface and panel

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: Ia8acc7f5da5ebcd9cc7429832eb2d07b9e598fae

59487b1830-Mar-2023 Guochun Huang <hero.huang@rock-chips.com>

video/drm: max96755f: platdata auto alloc a mipi_dsi_device

Change-Id: I98e01ef16188a70621b96b2781a3992cdca2ec0d
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>

0f1b3c4b30-Mar-2023 Guochun Huang <hero.huang@rock-chips.com>

video/drm: dsi2: support get mipi_dsi_device from bridge

Change-Id: I9696915ba30cb96f686db30d7290c701c6822358
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>

f4c63a2f30-Mar-2023 Guochun Huang <hero.huang@rock-chips.com>

Revert "video/drm: dsi2: add support attach bridge"

This reverts commit abf6a84c008cf2718c286166e5e706d861685e9f.

Change-Id: I265cb56d1143f48741017d4a9a6b5f03bd9f52db
Signed-off-by: Guochun Huang <

Revert "video/drm: dsi2: add support attach bridge"

This reverts commit abf6a84c008cf2718c286166e5e706d861685e9f.

Change-Id: I265cb56d1143f48741017d4a9a6b5f03bd9f52db
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>

show more ...

fc24a3b128-Mar-2023 Damon Ding <damon.ding@rock-chips.com>

video/drm: display: fixup dts whether crtc is initialized or not

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: I2672dd46ea5c94bf0f29b0be08c91281c3f448bd

608c9f6629-Mar-2023 Damon Ding <damon.ding@rock-chips.com>

video/drm: vop2: fix the default primary plane to esmart

Signed-off-by: Damon Ding <damon.ding@rock-chips.com>
Change-Id: Iad622cbb35103f698353e2b2e63ae370b220a590

c76c077d21-Mar-2023 Guochun Huang <hero.huang@rock-chips.com>

video/drm: dsi2: set escape clk 20MHz default

solve no response when read back from panel in video mode display

Change-Id: I622e991929c09ae109cc500795e41073487a301c
Signed-off-by: Guochun Huang <he

video/drm: dsi2: set escape clk 20MHz default

solve no response when read back from panel in video mode display

Change-Id: I622e991929c09ae109cc500795e41073487a301c
Signed-off-by: Guochun Huang <hero.huang@rock-chips.com>

show more ...


/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/boot_mode.h
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/fit.h
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/resource_img.h
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/uimage.h
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/Makefile
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/board.c
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/boot_mode.c
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/boot_rkimg.c
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/fit.c
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/kernel_dtb.c
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/resource_hwid.c
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/resource_img.c
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/uimage.c
/rk3399_rockchip-uboot/common/android_bootloader.c
/rk3399_rockchip-uboot/common/image-android.c
/rk3399_rockchip-uboot/configs/px30_defconfig
/rk3399_rockchip-uboot/configs/rk3326_defconfig
/rk3399_rockchip-uboot/configs/rk3399_defconfig
/rk3399_rockchip-uboot/configs/rk3562_defconfig
/rk3399_rockchip-uboot/configs/rk3568-spl-spi-nand_defconfig
/rk3399_rockchip-uboot/drivers/core/device.c
/rk3399_rockchip-uboot/drivers/cpu/rockchip_amp.c
/rk3399_rockchip-uboot/drivers/power/regulator/fixed.c
/rk3399_rockchip-uboot/drivers/power/regulator/regulator-uclass.c
/rk3399_rockchip-uboot/drivers/rkflash/sfc_nand.c
/rk3399_rockchip-uboot/drivers/rkflash/sfc_nor.c
dw_mipi_dsi2.c
/rk3399_rockchip-uboot/include/android_avb/avb_ops_user.h
/rk3399_rockchip-uboot/include/android_image.h
/rk3399_rockchip-uboot/include/asm-generic/u-boot.h
/rk3399_rockchip-uboot/include/boot_rkimg.h
/rk3399_rockchip-uboot/include/dt-bindings/soc/rockchip,boot-mode.h
/rk3399_rockchip-uboot/include/image.h
/rk3399_rockchip-uboot/lib/avb/libavb_user/avb_ops_user.c
72209a0b09-Feb-2023 Zhang Yubing <yubing.zhang@rock-chips.com>

video/drm: dw-hdmi-qp: support split mode

Change-Id: I36d9c340bcc25a7f0d0f84b569c39e51ce2b3b7c
Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>

b8db91d029-Jan-2023 Zhang Yubing <yubing.zhang@rock-chips.com>

video/drm: vop3: disable acm bypass

Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com>
Change-Id: I50ec126357e7f43f327da2d9d5f6451999f8deaf

adcfcbdd21-Feb-2023 Algea Cao <algea.cao@rock-chips.com>

video/drm: Fix rk3528 sink probabilistically fails to recognize signal

When power up, the synchronization reset time
of the four lanes cannot be too long.

Signed-off-by: Algea Cao <algea.cao@rock-c

video/drm: Fix rk3528 sink probabilistically fails to recognize signal

When power up, the synchronization reset time
of the four lanes cannot be too long.

Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
Change-Id: I6c309027cd2a9e78f36c3f7830044a209d81aa0e

show more ...

1...<<11121314151617181920>>...30