History log of /rk3399_rockchip-uboot/doc/device-tree-bindings/misc/intel-lpc.txt (Results 1 – 4 of 4)
Revision Date Author Comments
# f4e7e2d1 01-Dec-2014 Tom Rini <trini@ti.com>

Merge git://git.denx.de/u-boot-x86


# 72cd085a 15-Nov-2014 Simon Glass <sjg@chromium.org>

x86: ivybridge: Add additional LPC init

Set up all the remaining pieces of the LPC (low-pin-count) peripheral in
PCH (Peripheral Controller Hub).

Signed-off-by: Simon Glass <sjg@chromium.org>


# 746667f1 24-Nov-2014 Tom Rini <trini@ti.com>

Merge git://git.denx.de/u-boot-x86

Conflicts:
arch/x86/cpu/Makefile

Signed-off-by: Tom Rini <trini@ti.com>


# 2b605154 13-Nov-2014 Simon Glass <sjg@chromium.org>

x86: ivybridge: Add early LPC init so that serial works

The PCH (Platform Controller Hub) includes an LPC (Low Pin Count) device
which provides a serial port. This is accessible on Chromebooks, so e

x86: ivybridge: Add early LPC init so that serial works

The PCH (Platform Controller Hub) includes an LPC (Low Pin Count) device
which provides a serial port. This is accessible on Chromebooks, so enable
it early in the boot process.

Signed-off-by: Simon Glass <sjg@chromium.org>

show more ...