History log of /rk3399_rockchip-uboot/arch/arm/include/ (Results 3076 – 3100 of 3788)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
f2d3ae0714-Aug-2012 Benoît Thébaudeau <benoit.thebaudeau@advansee.com>

mx3: Fix typo on IPU_CONF_CSI_EN

Signed-off-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>
Cc: Stefano Babic <sbabic@denx.de>
Acked-by: Stefano Babic <sbabic@denx.de>

34a31bf514-Aug-2012 Benoît Thébaudeau <benoit.thebaudeau@advansee.com>

mx35: Fix typo on EDIO

Signed-off-by: Benoît Thébaudeau <benoit.thebaudeau@advansee.com>
Cc: Stefano Babic <sbabic@denx.de>
Acked-by: Stefano Babic <sbabic@denx.de>

78befb6908-Aug-2012 trem <tremyfr@yahoo.fr>

rtc: add support of mx27 rtc

This driver has been tested on board armadeus apf27.

Signed-off-by: Philippe Reynes <tremyfr@yahoo.fr>
Acked-by: Stefano Babic <sbabic@denx.de>

fa7a51cb13-Aug-2012 Otavio Salvador <otavio@ossystems.com.br>

mxs: Convert sys_proto.h prefixes to 'mxs'

The sys_proto.h functions (except the boot modes) are compatible with
i.MX233 and i.MX28 so we use 'mxs' prefix for its methods.

Signed-off-by: Otavio Sal

mxs: Convert sys_proto.h prefixes to 'mxs'

The sys_proto.h functions (except the boot modes) are compatible with
i.MX233 and i.MX28 so we use 'mxs' prefix for its methods.

Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>

show more ...

af963ba813-Aug-2012 Otavio Salvador <otavio@ossystems.com.br>

mxs: rename regs-clkctrl.h to regs-clkctrl-mx28.h

The CLKCTRL registers are SoC specific so we ought to have it clear on
filename.

Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>

6fff52b902-Jul-2012 Donghwa Lee <dh09.lee@samsung.com>

video: support exynos pwm backlight driver

This patch support exynos pwm backlight driver. It can control backlight
power and brightness by using pwm.

Signed-off-by: Donghwa Lee <dh09.lee@samsung.c

video: support exynos pwm backlight driver

This patch support exynos pwm backlight driver. It can control backlight
power and brightness by using pwm.

Signed-off-by: Donghwa Lee <dh09.lee@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

a29c832202-Jul-2012 Donghwa Lee <dh09.lee@samsung.com>

video: exynos fb driver supports display port feature

If dp_enabled was set, exynos fb driver support display port feature.
This patch depends on [PATCH] video: support exynos fimd driver
for variou

video: exynos fb driver supports display port feature

If dp_enabled was set, exynos fb driver support display port feature.
This patch depends on [PATCH] video: support exynos fimd driver
for various exynos series.

http://marc.info/?l=u-boot&m=134119605104467&w=2

Signed-off-by: Donghwa Lee <dh09.lee@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

d2a6982f02-Jul-2012 Donghwa Lee <dh09.lee@samsung.com>

video: support exynos display port drivers

This patch set supports exynos display port drivers.

DisplayPort is an industry standard device to accommodate the increasing board
adoption of digital di

video: support exynos display port drivers

This patch set supports exynos display port drivers.

DisplayPort is an industry standard device to accommodate the increasing board
adoption of digital display technology within the PC and consumer electronics.
The interface supports internal chip-to-chip and external box-to-box digital
display connections.

Signed-off-by: Donghwa Lee <dh09.lee@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

c401505002-Jul-2012 Donghwa Lee <dh09.lee@samsung.com>

EXYNOS5: add display port base address

This patch add display port base address for EXYNOS5. In case of EXYNOS4,
use DEVICE_NOT_AVAILABLE macro because DP is not supported.

Signed-off-by: Donghwa L

EXYNOS5: add display port base address

This patch add display port base address for EXYNOS5. In case of EXYNOS4,
use DEVICE_NOT_AVAILABLE macro because DP is not supported.

Signed-off-by: Donghwa Lee <dh09.lee@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

b651667702-Jul-2012 Donghwa Lee <dh09.lee@samsung.com>

EXYNOS5: support display port phy control function

This patch support display port phy control function.

Signed-off-by: Donghwa Lee <dh09.lee@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.par

EXYNOS5: support display port phy control function

This patch support display port phy control function.

Signed-off-by: Donghwa Lee <dh09.lee@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

ee93dcfa26-Jul-2012 Donghwa Lee <dh09.lee@samsung.com>

video: support exynos fimd driver for various exynos series

This patch supports exynos fimd driver for various exynos series different from
existing it supports only exynos4 chip.

Signed-off-by: Do

video: support exynos fimd driver for various exynos series

This patch supports exynos fimd driver for various exynos series different from
existing it supports only exynos4 chip.

Signed-off-by: Donghwa Lee <dh09.lee@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

fd8ef01403-Jul-2012 Rajeshwari Shinde <rajeshwari.s@samsung.com>

EXYNOS5 : Modify pinnumx settings as per Exynos5250 Rev 1.0

This patch modifies the pinmux settings of MMC and UART as per
Exynos5250 Rev 1.0.
It also corrects the gpio offset calculations.

Signed-

EXYNOS5 : Modify pinnumx settings as per Exynos5250 Rev 1.0

This patch modifies the pinmux settings of MMC and UART as per
Exynos5250 Rev 1.0.
It also corrects the gpio offset calculations.

Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Acked-by: Joonyoung Shim <jy0922.shim@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

10bc1a7f03-Jul-2012 Rajeshwari Shinde <rajeshwari.s@samsung.com>

EXYNOS5: CLOCK: Add BPLL support

This patch adds support for BPLL clock.

Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Acked-by: Joonyoung Shim <jy0922.shim@samsung.com>
Signed-off-by

EXYNOS5: CLOCK: Add BPLL support

This patch adds support for BPLL clock.

Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Acked-by: Joonyoung Shim <jy0922.shim@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

6071bcae03-Jul-2012 Rajeshwari Shinde <rajeshwari.s@samsung.com>

EXYNOS5: CLOCK: Modify MPLL clock out for Exynos5250 Rev 1.0

MPLL clock-out of Exynos5250 Rev 1.0 is always at 1.6GHz.
Adjust the divisor value to get 800MHz as needed by devices
like UART etc

Sign

EXYNOS5: CLOCK: Modify MPLL clock out for Exynos5250 Rev 1.0

MPLL clock-out of Exynos5250 Rev 1.0 is always at 1.6GHz.
Adjust the divisor value to get 800MHz as needed by devices
like UART etc

Signed-off-by: Hatim Ali <hatim.rv@samsung.com>
Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Acked-by: Joonyoung Shim <jy0922.shim@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

87f2e07903-Jul-2012 Rajeshwari Shinde <rajeshwari.s@samsung.com>

Exynos5: DDR3: Add DDR3 memory setup for Exynos5250 Rev 1.0

The patch adds the memory initialization sequence of DDR3.

Signed-off-by: Hatim Ali <hatim.rv@samsung.com>
Signed-off-by: Rajeshwari Shin

Exynos5: DDR3: Add DDR3 memory setup for Exynos5250 Rev 1.0

The patch adds the memory initialization sequence of DDR3.

Signed-off-by: Hatim Ali <hatim.rv@samsung.com>
Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

526b570603-Jul-2012 Rajeshwari Shinde <rajeshwari.s@samsung.com>

EXYNOS5: CLOCK: define additional clock registers for Exynos5250 Rev 1.0

Define additional registers for clock control in Exynos5250 Rev 1.0

Signed-off-by: Hatim Ali <hatim.rv@samsung.com>
Signed-o

EXYNOS5: CLOCK: define additional clock registers for Exynos5250 Rev 1.0

Define additional registers for clock control in Exynos5250 Rev 1.0

Signed-off-by: Hatim Ali <hatim.rv@samsung.com>
Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Acked-by: Joonyoung Shim <jy0922.shim@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...

589c397103-Jul-2012 Rajeshwari Shinde <rajeshwari.s@samsung.com>

ARCH: SPL: Add parametric board initializer

Add a structure for table-driven configuration mechanism such that no recompilation
is needed to update the configuration parameters, rather than hard-cod

ARCH: SPL: Add parametric board initializer

Add a structure for table-driven configuration mechanism such that no recompilation
is needed to update the configuration parameters, rather than hard-coding
board initialization parameters.

Signed-off-by: Che-Liang Chiou <clchiou@chromium.org>
Signed-off-by: Abhilash Kesavan <a.kesavan@samsung.com>
Signed-off-by: Tom Wai-Hong Tam <waihong@chromium.org>
Signed-off-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>

show more ...


/rk3399_rockchip-uboot/Makefile
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/Makefile
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/cpu.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/start.S
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/config.mk
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/Makefile
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/ap20.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/board.c
asm/arch-exynos/spl.h
/rk3399_rockchip-uboot/arch/arm/lib/Makefile
/rk3399_rockchip-uboot/board/nvidia/common/board.c
/rk3399_rockchip-uboot/boards.cfg
/rk3399_rockchip-uboot/include/configs/SX1.h
/rk3399_rockchip-uboot/include/configs/VCMA9.h
/rk3399_rockchip-uboot/include/configs/a320evb.h
/rk3399_rockchip-uboot/include/configs/actux1.h
/rk3399_rockchip-uboot/include/configs/actux2.h
/rk3399_rockchip-uboot/include/configs/actux3.h
/rk3399_rockchip-uboot/include/configs/actux4.h
/rk3399_rockchip-uboot/include/configs/adp-ag101.h
/rk3399_rockchip-uboot/include/configs/adp-ag101p.h
/rk3399_rockchip-uboot/include/configs/adp-ag102.h
/rk3399_rockchip-uboot/include/configs/afeb9260.h
/rk3399_rockchip-uboot/include/configs/am335x_evm.h
/rk3399_rockchip-uboot/include/configs/am3517_crane.h
/rk3399_rockchip-uboot/include/configs/am3517_evm.h
/rk3399_rockchip-uboot/include/configs/apollon.h
/rk3399_rockchip-uboot/include/configs/at91rm9200ek.h
/rk3399_rockchip-uboot/include/configs/at91sam9260ek.h
/rk3399_rockchip-uboot/include/configs/at91sam9261ek.h
/rk3399_rockchip-uboot/include/configs/at91sam9263ek.h
/rk3399_rockchip-uboot/include/configs/at91sam9m10g45ek.h
/rk3399_rockchip-uboot/include/configs/at91sam9rlek.h
/rk3399_rockchip-uboot/include/configs/balloon3.h
/rk3399_rockchip-uboot/include/configs/ca9x4_ct_vxp.h
/rk3399_rockchip-uboot/include/configs/calimain.h
/rk3399_rockchip-uboot/include/configs/cam_enc_4xx.h
/rk3399_rockchip-uboot/include/configs/cm4008.h
/rk3399_rockchip-uboot/include/configs/cm41xx.h
/rk3399_rockchip-uboot/include/configs/cm_t35.h
/rk3399_rockchip-uboot/include/configs/colibri_pxa270.h
/rk3399_rockchip-uboot/include/configs/cpu9260.h
/rk3399_rockchip-uboot/include/configs/cpuat91.h
/rk3399_rockchip-uboot/include/configs/da830evm.h
/rk3399_rockchip-uboot/include/configs/da850evm.h
/rk3399_rockchip-uboot/include/configs/davinci_dm355evm.h
/rk3399_rockchip-uboot/include/configs/davinci_dm355leopard.h
/rk3399_rockchip-uboot/include/configs/davinci_dm365evm.h
/rk3399_rockchip-uboot/include/configs/davinci_dm6467evm.h
/rk3399_rockchip-uboot/include/configs/davinci_dvevm.h
/rk3399_rockchip-uboot/include/configs/davinci_schmoogie.h
/rk3399_rockchip-uboot/include/configs/davinci_sffsdr.h
/rk3399_rockchip-uboot/include/configs/davinci_sonata.h
/rk3399_rockchip-uboot/include/configs/devkit3250.h
/rk3399_rockchip-uboot/include/configs/devkit8000.h
/rk3399_rockchip-uboot/include/configs/dig297.h
/rk3399_rockchip-uboot/include/configs/dvlhost.h
/rk3399_rockchip-uboot/include/configs/ea20.h
/rk3399_rockchip-uboot/include/configs/eb_cpux9k2.h
/rk3399_rockchip-uboot/include/configs/edminiv2.h
/rk3399_rockchip-uboot/include/configs/efikamx.h
/rk3399_rockchip-uboot/include/configs/enbw_cmc.h
/rk3399_rockchip-uboot/include/configs/ethernut5.h
/rk3399_rockchip-uboot/include/configs/flea3.h
/rk3399_rockchip-uboot/include/configs/hawkboard.h
/rk3399_rockchip-uboot/include/configs/highbank.h
/rk3399_rockchip-uboot/include/configs/igep00x0.h
/rk3399_rockchip-uboot/include/configs/ima3-mx53.h
/rk3399_rockchip-uboot/include/configs/imx27lite-common.h
/rk3399_rockchip-uboot/include/configs/imx31_litekit.h
/rk3399_rockchip-uboot/include/configs/imx31_phycore.h
/rk3399_rockchip-uboot/include/configs/integratorap.h
/rk3399_rockchip-uboot/include/configs/integratorcp.h
/rk3399_rockchip-uboot/include/configs/jadecpu.h
/rk3399_rockchip-uboot/include/configs/jornada.h
/rk3399_rockchip-uboot/include/configs/km/km_arm.h
/rk3399_rockchip-uboot/include/configs/lubbock.h
/rk3399_rockchip-uboot/include/configs/m28evk.h
/rk3399_rockchip-uboot/include/configs/mcx.h
/rk3399_rockchip-uboot/include/configs/meesc.h
/rk3399_rockchip-uboot/include/configs/mv-common.h
/rk3399_rockchip-uboot/include/configs/mx1ads.h
/rk3399_rockchip-uboot/include/configs/mx25pdk.h
/rk3399_rockchip-uboot/include/configs/mx28evk.h
/rk3399_rockchip-uboot/include/configs/mx31ads.h
/rk3399_rockchip-uboot/include/configs/mx31pdk.h
/rk3399_rockchip-uboot/include/configs/mx35pdk.h
/rk3399_rockchip-uboot/include/configs/mx51evk.h
/rk3399_rockchip-uboot/include/configs/mx53ard.h
/rk3399_rockchip-uboot/include/configs/mx53evk.h
/rk3399_rockchip-uboot/include/configs/mx53loco.h
/rk3399_rockchip-uboot/include/configs/mx53smd.h
/rk3399_rockchip-uboot/include/configs/mx6qarm2.h
/rk3399_rockchip-uboot/include/configs/mx6qsabrelite.h
/rk3399_rockchip-uboot/include/configs/nhk8815.h
/rk3399_rockchip-uboot/include/configs/ns9750dev.h
/rk3399_rockchip-uboot/include/configs/omap1510inn.h
/rk3399_rockchip-uboot/include/configs/omap2420h4.h
/rk3399_rockchip-uboot/include/configs/omap3_beagle.h
/rk3399_rockchip-uboot/include/configs/omap3_evm_common.h
/rk3399_rockchip-uboot/include/configs/omap3_logic.h
/rk3399_rockchip-uboot/include/configs/omap3_mvblx.h
/rk3399_rockchip-uboot/include/configs/omap3_overo.h
/rk3399_rockchip-uboot/include/configs/omap3_pandora.h
/rk3399_rockchip-uboot/include/configs/omap3_sdp3430.h
/rk3399_rockchip-uboot/include/configs/omap3_zoom1.h
/rk3399_rockchip-uboot/include/configs/omap3_zoom2.h
/rk3399_rockchip-uboot/include/configs/omap4_common.h
/rk3399_rockchip-uboot/include/configs/omap5912osk.h
/rk3399_rockchip-uboot/include/configs/omap5_evm.h
/rk3399_rockchip-uboot/include/configs/omap730p2.h
/rk3399_rockchip-uboot/include/configs/origen.h
/rk3399_rockchip-uboot/include/configs/otc570.h
/rk3399_rockchip-uboot/include/configs/palmld.h
/rk3399_rockchip-uboot/include/configs/palmtc.h
/rk3399_rockchip-uboot/include/configs/pdnb3.h
/rk3399_rockchip-uboot/include/configs/pm9261.h
/rk3399_rockchip-uboot/include/configs/pm9263.h
/rk3399_rockchip-uboot/include/configs/pm9g45.h
/rk3399_rockchip-uboot/include/configs/pxa255_idp.h
/rk3399_rockchip-uboot/include/configs/qong.h
/rk3399_rockchip-uboot/include/configs/s5p_goni.h
/rk3399_rockchip-uboot/include/configs/s5pc210_universal.h
/rk3399_rockchip-uboot/include/configs/sbc35_a9g20.h
/rk3399_rockchip-uboot/include/configs/scb9328.h
/rk3399_rockchip-uboot/include/configs/smdk2410.h
/rk3399_rockchip-uboot/include/configs/smdk5250.h
/rk3399_rockchip-uboot/include/configs/smdk6400.h
/rk3399_rockchip-uboot/include/configs/smdkc100.h
/rk3399_rockchip-uboot/include/configs/smdkv310.h
/rk3399_rockchip-uboot/include/configs/snapper9260.h
/rk3399_rockchip-uboot/include/configs/spear-common.h
/rk3399_rockchip-uboot/include/configs/tam3517-common.h
/rk3399_rockchip-uboot/include/configs/tegra20-common-post.h
/rk3399_rockchip-uboot/include/configs/tegra20-common.h
/rk3399_rockchip-uboot/include/configs/tnetv107x_evm.h
/rk3399_rockchip-uboot/include/configs/tny_a9260.h
/rk3399_rockchip-uboot/include/configs/top9000.h
/rk3399_rockchip-uboot/include/configs/trats.h
/rk3399_rockchip-uboot/include/configs/tricorder.h
/rk3399_rockchip-uboot/include/configs/trizepsiv.h
/rk3399_rockchip-uboot/include/configs/tt01.h
/rk3399_rockchip-uboot/include/configs/tx25.h
/rk3399_rockchip-uboot/include/configs/u8500_href.h
/rk3399_rockchip-uboot/include/configs/vct.h
/rk3399_rockchip-uboot/include/configs/versatile.h
/rk3399_rockchip-uboot/include/configs/vision2.h
/rk3399_rockchip-uboot/include/configs/vl_ma2sc.h
/rk3399_rockchip-uboot/include/configs/vpac270.h
/rk3399_rockchip-uboot/include/configs/xaeniax.h
/rk3399_rockchip-uboot/include/configs/zipitz2.h
/rk3399_rockchip-uboot/include/configs/zmx25.h
/rk3399_rockchip-uboot/spl/Makefile
c037c93b31-Aug-2012 Allen Martin <amartin@nvidia.com>

ARM: add tegra20 support to arm720t

Add support for tegra20 arm7 boot processor. This processor is used
to power on the Cortex A9 and transfer control to it. In tegra this
processor is an ARM7TDMI

ARM: add tegra20 support to arm720t

Add support for tegra20 arm7 boot processor. This processor is used
to power on the Cortex A9 and transfer control to it. In tegra this
processor is an ARM7TDMI not an ARM720T, but since we don't use cache
it was easier to just reuse the ARM720T code as the processors are
otherwise identical except for cache and MMU.

Signed-off-by: Allen Martin <amartin@nvidia.com>
Acked-by: Stephen Warren <swarren@wwwdotorg.org>
Tested-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Tom Warren <twarren@nvidia.com>

show more ...


/rk3399_rockchip-uboot/MAKEALL
/rk3399_rockchip-uboot/Makefile
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/cpu.c
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/interrupts.c
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/start.S
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/tegra20/Makefile
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/tegra20/board.h
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/tegra20/config.mk
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/tegra20/cpu.c
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/tegra20/cpu.h
/rk3399_rockchip-uboot/arch/arm/cpu/arm720t/tegra20/spl.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/Makefile
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/Makefile
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/ap20.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/board.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/clock.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/crypto.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/crypto.h
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/emc.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/funcmux.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/lowlevel_init.S
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/pinmux.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/pmu.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/sys_info.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/timer.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/warmboot.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/warmboot_avp.c
/rk3399_rockchip-uboot/arch/arm/cpu/tegra20-common/warmboot_avp.h
asm/arch-tegra20/hardware.h
/rk3399_rockchip-uboot/board/avionic-design/medcom/Makefile
/rk3399_rockchip-uboot/board/avionic-design/plutux/Makefile
/rk3399_rockchip-uboot/board/avionic-design/tec/Makefile
/rk3399_rockchip-uboot/board/compal/paz00/Makefile
/rk3399_rockchip-uboot/board/compulab/trimslice/Makefile
/rk3399_rockchip-uboot/board/nvidia/common/board.c
/rk3399_rockchip-uboot/include/configs/tec.h
/rk3399_rockchip-uboot/include/configs/tegra20-common.h
/rk3399_rockchip-uboot/mkconfig
/rk3399_rockchip-uboot/spl/Makefile
00a2749d31-Aug-2012 Allen Martin <amartin@nvidia.com>

tegra20: rename tegra2 -> tegra20

This is make naming consistent with the kernel and devicetree and in
preparation of pulling out the common tegra20 code.

Signed-off-by: Allen Martin <amartin@nvidi

tegra20: rename tegra2 -> tegra20

This is make naming consistent with the kernel and devicetree and in
preparation of pulling out the common tegra20 code.

Signed-off-by: Allen Martin <amartin@nvidia.com>
Acked-by: Stephen Warren <swarren@wwwdotorg.org>
Tested-by: Thierry Reding <thierry.reding@avionic-design.de>
Signed-off-by: Tom Warren <twarren@nvidia.com>

show more ...


/rk3399_rockchip-uboot/MAINTAINERS
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/start.S
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/Makefile
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/ap20.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/board.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/clock.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/cmd_enterrcm.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/config.mk
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/crypto.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/crypto.h
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/emc.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/funcmux.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/lowlevel_init.S
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/pinmux.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/pmu.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/sys_info.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/timer.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/usb.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/warmboot.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/warmboot_avp.c
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/tegra20/warmboot_avp.h
asm/arch-tegra20/ap20.h
asm/arch-tegra20/apb_misc.h
asm/arch-tegra20/board.h
asm/arch-tegra20/clk_rst.h
asm/arch-tegra20/clock.h
asm/arch-tegra20/emc.h
asm/arch-tegra20/flow.h
asm/arch-tegra20/funcmux.h
asm/arch-tegra20/fuse.h
asm/arch-tegra20/gp_padctrl.h
asm/arch-tegra20/gpio.h
asm/arch-tegra20/mmc.h
asm/arch-tegra20/pinmux.h
asm/arch-tegra20/pmc.h
asm/arch-tegra20/pmu.h
asm/arch-tegra20/scu.h
asm/arch-tegra20/sdram_param.h
asm/arch-tegra20/sys_proto.h
asm/arch-tegra20/tegra20.h
asm/arch-tegra20/tegra_i2c.h
asm/arch-tegra20/tegra_spi.h
asm/arch-tegra20/timer.h
asm/arch-tegra20/uart-spi-switch.h
asm/arch-tegra20/uart.h
asm/arch-tegra20/usb.h
asm/arch-tegra20/warmboot.h
/rk3399_rockchip-uboot/board/avionic-design/common/tamonten.c
/rk3399_rockchip-uboot/board/avionic-design/dts/tegra20-medcom.dts
/rk3399_rockchip-uboot/board/avionic-design/dts/tegra20-plutux.dts
/rk3399_rockchip-uboot/board/avionic-design/dts/tegra20-tec.dts
/rk3399_rockchip-uboot/board/compal/dts/tegra20-paz00.dts
/rk3399_rockchip-uboot/board/compal/paz00/paz00.c
/rk3399_rockchip-uboot/board/compulab/dts/tegra20-trimslice.dts
/rk3399_rockchip-uboot/board/compulab/trimslice/trimslice.c
/rk3399_rockchip-uboot/board/nvidia/common/board.c
/rk3399_rockchip-uboot/board/nvidia/common/emc.c
/rk3399_rockchip-uboot/board/nvidia/common/uart-spi-switch.c
/rk3399_rockchip-uboot/board/nvidia/dts/tegra20-harmony.dts
/rk3399_rockchip-uboot/board/nvidia/dts/tegra20-seaboard.dts
/rk3399_rockchip-uboot/board/nvidia/dts/tegra20-ventana.dts
/rk3399_rockchip-uboot/board/nvidia/dts/tegra20-whistler.dts
/rk3399_rockchip-uboot/board/nvidia/harmony/harmony.c
/rk3399_rockchip-uboot/board/nvidia/seaboard/seaboard.c
/rk3399_rockchip-uboot/board/nvidia/whistler/whistler.c
/rk3399_rockchip-uboot/board/raspberrypi/rpi_b/Makefile
/rk3399_rockchip-uboot/board/raspberrypi/rpi_b/rpi_b.c
/rk3399_rockchip-uboot/boards.cfg
/rk3399_rockchip-uboot/drivers/gpio/tegra_gpio.c
/rk3399_rockchip-uboot/drivers/i2c/tegra_i2c.c
/rk3399_rockchip-uboot/drivers/input/Makefile
/rk3399_rockchip-uboot/drivers/mmc/tegra_mmc.c
/rk3399_rockchip-uboot/drivers/mmc/tegra_mmc.h
/rk3399_rockchip-uboot/drivers/spi/tegra_spi.c
/rk3399_rockchip-uboot/include/configs/harmony.h
/rk3399_rockchip-uboot/include/configs/medcom.h
/rk3399_rockchip-uboot/include/configs/paz00.h
/rk3399_rockchip-uboot/include/configs/plutux.h
/rk3399_rockchip-uboot/include/configs/rpi_b.h
/rk3399_rockchip-uboot/include/configs/seaboard.h
/rk3399_rockchip-uboot/include/configs/tec.h
/rk3399_rockchip-uboot/include/configs/tegra20-common-post.h
/rk3399_rockchip-uboot/include/configs/tegra20-common.h
/rk3399_rockchip-uboot/include/configs/trimslice.h
/rk3399_rockchip-uboot/include/configs/ventana.h
/rk3399_rockchip-uboot/include/configs/whistler.h
/rk3399_rockchip-uboot/include/fdtdec.h
/rk3399_rockchip-uboot/include/serial.h
efad6cf805-Aug-2012 Stephen Warren <swarren@wwwdotorg.org>

ARM: add basic support for the Broadcom BCM2835 SoC

This SoC is used in the Raspberry Pi, for example.

For more details, see:
http://www.broadcom.com/products/BCM2835
http://www.raspberrypi.org/wp-

ARM: add basic support for the Broadcom BCM2835 SoC

This SoC is used in the Raspberry Pi, for example.

For more details, see:
http://www.broadcom.com/products/BCM2835
http://www.raspberrypi.org/wp-content/uploads/2012/02/BCM2835-ARM-Peripherals.pdf.

Initial support is enough to boot to a serial console, execute a minimal
set of U-Boot commands, download data over a serial port, and boot a
Linux kernel. No storage or network drivers are implemented.

GPIO driver originally by Vikram Narayanan <vikram186@gmail.com>
with many fixes from myself.

Signed-off-by: Stephen Warren <swarren@wwwdotorg.org>

show more ...

75dfe96431-Jul-2012 Mathieu J. Poirier <mathieu.poirier@linaro.org>

u8500: Enabling power to MMC device on AB8500 V2

Register mapping has changed on power control chip between
the first and second revision.

Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org

u8500: Enabling power to MMC device on AB8500 V2

Register mapping has changed on power control chip between
the first and second revision.

Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: John Rigby <john.rigby@linaro.org>
Signed-off-by: Tom Rini <trini@ti.com>

show more ...

1e37322e31-Jul-2012 Mathieu J. Poirier <mathieu.poirier@linaro.org>

u8500: Moving processor-specific functions to cpu area.

Functions such as providing power to the MMC device and reading
the processor version register should be in the cpu area for
access by multipl

u8500: Moving processor-specific functions to cpu area.

Functions such as providing power to the MMC device and reading
the processor version register should be in the cpu area for
access by multiple u8500-based boards.

Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: John Rigby <john.rigby@linaro.org>
Signed-off-by: Tom Rini <trini@ti.com>

show more ...

b95f9ec731-Jul-2012 Mathieu J. Poirier <mathieu.poirier@linaro.org>

snowball: applying power to LAN and GBF controllers

LAN and GBF need to be powered explicitely, doing so with
interface to AB8500 companion chip.

Signed-off-by: Mathieu Poirier <mathieu.poirier@lin

snowball: applying power to LAN and GBF controllers

LAN and GBF need to be powered explicitely, doing so with
interface to AB8500 companion chip.

Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: John Rigby <john.rigby@linaro.org>

show more ...

101a769d31-Jul-2012 Mathieu J. Poirier <mathieu.poirier@linaro.org>

snowball: Moving to ux500.v2 addess scheme for PRCMU access

Addresses between ux500.v1 and ux500.v2 have changed slightly,
hence mandating a review of the PRCMU access methods.

Signed-off-by: Mathi

snowball: Moving to ux500.v2 addess scheme for PRCMU access

Addresses between ux500.v1 and ux500.v2 have changed slightly,
hence mandating a review of the PRCMU access methods.

Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: John Rigby <john.rigby@linaro.org>

show more ...

81637e2631-Jul-2012 Mathieu J. Poirier <mathieu.poirier@linaro.org>

snowball: Adding CPU clock initialisation

Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: John Rigby <john.rigby@linaro.org>

1...<<121122123124125126127128129130>>...152