| 12e683a6 | 30-Jun-2022 |
Yann Gautier <yann.gautier@st.com> |
docs(stm32mp15): mark STM32MP15_OPTEE_RSV_SHM deprecated
TF-A is no more in charge of configuring OP-TEE shared memory. Set the STM32MP15_OPTEE_RSV_SHM flag as deprecated (as well as the code depend
docs(stm32mp15): mark STM32MP15_OPTEE_RSV_SHM deprecated
TF-A is no more in charge of configuring OP-TEE shared memory. Set the STM32MP15_OPTEE_RSV_SHM flag as deprecated (as well as the code depending on it).
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I863d9a1e45e0bfc2f45d9bd84b90d626738934ab
show more ...
|
| fb1d3bd9 | 30-Jun-2022 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp15): disable OP-TEE shared memory
OP-TEE manages its own memory, and can open some areas through TZC400. There is no need to configure this shared memory in TF-A. Just assure that CFG_CO
feat(stm32mp15): disable OP-TEE shared memory
OP-TEE manages its own memory, and can open some areas through TZC400. There is no need to configure this shared memory in TF-A. Just assure that CFG_CORE_RESERVED_SHM=n for OP-TEE compilation.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Ib54acd60d9ec243d6ef9cc6b74937b4183d9ffa5
show more ...
|
| 430be439 | 26-Sep-2023 |
Harrison Mutai <harrison.mutai@arm.com> |
fix(build): pass parameters through response files
CMD.exe limits prompts to 8191 characters [1], unfortunately our command line lengths when building with make get really long and in certain instan
fix(build): pass parameters through response files
CMD.exe limits prompts to 8191 characters [1], unfortunately our command line lengths when building with make get really long and in certain instances exceed this limit. Get around this by passing options to the compiler and linker via the response file mechanism.
[1] https://learn.microsoft.com/en-us/troubleshoot/windows-client/shell-experience/command-line-string-limitation
Change-Id: I6fee83c5892542f887daf25227fcb595a36f26b9 Signed-off-by: Harrison Mutai <harrison.mutai@arm.com>
show more ...
|
| bb3b0c0b | 16-Oct-2023 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
fix(cert-create): fix key loading logic
When key_load() attempts to load the key from a file and it fails to open this file, the 'err_code' output argument is set to 'KEY_ERR_OPEN' error code. Howev
fix(cert-create): fix key loading logic
When key_load() attempts to load the key from a file and it fails to open this file, the 'err_code' output argument is set to 'KEY_ERR_OPEN' error code. However, it is incorrectly overwritten later on with 'KEY_ERR_NONE' or 'KEY_ERR_LOAD'.
The latter case messes up with the key creation scenario. The 'KEY_ERR_LOAD' error leads the tool to exit, when it should attempt to create the said key file if invoked with the --new-keys/-n option.
Note that, to complicate matters further, which of 'KEY_ERR_OPEN' or 'KEY_ERR_NONE' values is returned by key_load() depends on the version of OpenSSL in use:
- If using v3+, KEY_ERROR_LOAD is returned.
- If using <v3, KEY_ERROR_NONE is returned as a result of the key pair container being initialized by key_new().
This patch fixes this bug and also takes the opportunity to refactor key_load() implementation to (hopefully) make it more straight-forward and easier to reason about.
Fixes: 616b3ce27d9a "feat(cert-create): add pkcs11 engine support" Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com> Reported-by: Wenchen Tan <xtaens@qq.com> Change-Id: Ia78ff442e04c5ff98e6ced8d26becbd817a8ccb7
show more ...
|
| eabcb27a | 19-Oct-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "docs: add code-owners for Firmare Handoff Library" into integration |
| 4c8e8ea7 | 18-Oct-2023 |
Yann Gautier <yann.gautier@st.com> |
feat(st): update STM32MP DT files
This is an alignment with Linux DT files that have been merged in stm32 tree [1], and will be in Linux 6.7. The /omit-if-no-ref/ in overlay files are now removed, a
feat(st): update STM32MP DT files
This is an alignment with Linux DT files that have been merged in stm32 tree [1], and will be in Linux 6.7. The /omit-if-no-ref/ in overlay files are now removed, as already in pinctrl files.
[1] https://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32.git
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Iab94b0ba7a4a0288ca53d1ae57ab590566967415
show more ...
|
| d17c7324 | 18-Oct-2023 |
Manish Pandey <manish.pandey2@arm.com> |
docs: add code-owners for Firmare Handoff Library
Signed-off-by: Manish Pandey <manish.pandey2@arm.com> Change-Id: I2c64e7582a744f54b54085d3a1d7ac91e269ce3d |
| 542ff765 | 18-Oct-2023 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
docs(maintainers): remove Jorge Ramirez-Ortiz from rcar3 maintainers
On behalf of Jorge himself.
Change-Id: I2dca445a240f7bc16c02365e936b064f6a246d89 Signed-off-by: Sandrine Bailleux <sandrine.bail
docs(maintainers): remove Jorge Ramirez-Ortiz from rcar3 maintainers
On behalf of Jorge himself.
Change-Id: I2dca445a240f7bc16c02365e936b064f6a246d89 Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
show more ...
|
| f8363a8e | 17-Oct-2023 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_dtb_console" into integration
* changes: feat(versal-net): retrieval of console information from dtb feat(versal): retrieval of console information from dtb refa
Merge changes from topic "xlnx_dtb_console" into integration
* changes: feat(versal-net): retrieval of console information from dtb feat(versal): retrieval of console information from dtb refactor(xilinx): create generic function for clock retrieval feat(zynqmp): retrieval of console information from dtb
show more ...
|
| 47dddbe7 | 17-Oct-2023 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge "feat(mt8188): add EMI MPU support for SCP and DSP" into integration |
| 159ebbfe | 17-Oct-2023 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "dcc-console" into integration
* changes: fix(dcc): enable DCC also for crash console build(changelog): add new scope for DCC |
| 138ddcbf | 22-Jul-2022 |
Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> |
fix(rcar3-drivers): update DDR setting
Update R-Car H3/M3/M3N DDR setting rev.0.42.
Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Change-Id: Ia66dd2329ab3a3ca39132a737e92b3a4864
fix(rcar3-drivers): update DDR setting
Update R-Car H3/M3/M3N DDR setting rev.0.42.
Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Change-Id: Ia66dd2329ab3a3ca39132a737e92b3a4864db02d
show more ...
|
| 7bcd3cf5 | 16-Oct-2023 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge changes from topic "ecdsa_p384" into integration
* changes: refactor(arm): remove ARM_ROTPK_KEY_LEN comparison fix(st): setting default KEY_SIZE docs(cert-create): add key size options f
Merge changes from topic "ecdsa_p384" into integration
* changes: refactor(arm): remove ARM_ROTPK_KEY_LEN comparison fix(st): setting default KEY_SIZE docs(cert-create): add key size options for ecdsa feat(arm): ecdsa p384/p256 full key support feat(tbbr): update PK_DER_LEN for ECDSA P-384 keys feat(auth): ecdsa p384 key support feat(cert-create): ecdsa p384 key support
show more ...
|
| c623fb2d | 13-Oct-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
refactor(arm): remove ARM_ROTPK_KEY_LEN comparison
Removing ARM_ROTPK_KEY_LEN definition and comparison in full key .S files since there is little value in comparing the defined value with a static
refactor(arm): remove ARM_ROTPK_KEY_LEN comparison
Removing ARM_ROTPK_KEY_LEN definition and comparison in full key .S files since there is little value in comparing the defined value with a static size. This becomes more maintenance than value addition.
Removing defines no longer required and general clean up of .S full key files.
Change-Id: Id286b7078ab9e190e37a43804e2a8d1b0934c235 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 77625312 | 09-Mar-2023 |
Yann Gautier <yann.gautier@foss.st.com> |
feat(st): support gcc as linker
One of the internal make rules for ST platforms uses the linker, but with dedicated options for ld. Adapt the rule to check if the linker is gcc and use updated optio
feat(st): support gcc as linker
One of the internal make rules for ST platforms uses the linker, but with dedicated options for ld. Adapt the rule to check if the linker is gcc and use updated options.
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: If566dccfa329f9d34a80673a60c6fadd642a0231
show more ...
|
| cfe6767f | 15-Mar-2023 |
Yann Gautier <yann.gautier@st.com> |
fix(build): allow gcc linker on Aarch32 platforms
When trying to compile and link with gcc on an Aarch32 platform, there is the following error: arm-none-eabi-gcc: error: unrecognized command-line o
fix(build): allow gcc linker on Aarch32 platforms
When trying to compile and link with gcc on an Aarch32 platform, there is the following error: arm-none-eabi-gcc: error: unrecognized command-line option '-mno-fix-cortex-a53-843419'; did you mean '-mno-fix-cortex-m3-ldrd'?
This option seems specific to Aarch64 version of GCC. Enclose it with a check on ARCH=aarch64.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I8c8cb784ce2f2938c4c6999745dda09ee9a5669d
show more ...
|
| 69c371bc | 12-Jul-2021 |
Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> |
fix(rcar3): fix CPG register code comment
Update the code comment to match referenced register.
Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hoso
fix(rcar3): fix CPG register code comment
Update the code comment to match referenced register.
Signed-off-by: Toshiyuki Ogasahara <toshiyuki.ogasahara.bo@hitachi.com> Signed-off-by: Yoshifumi Hosoya <yoshifumi.hosoya.wj@renesas.com> Change-Id: Ie0ddbe0bffd31794425f0967c865e2928ce8d78d
show more ...
|
| 281edfee | 22-Jan-2023 |
Marek Vasut <marek.vasut+renesas@gmail.com> |
fix(rcar3): update Draak and Eagle board IDs
The Draak board ID is 7, Eagle is 3, update them to match HW documentation. Drop the U suffix from Ebisu board ID.
Signed-off-by: Marek Vasut <marek.vas
fix(rcar3): update Draak and Eagle board IDs
The Draak board ID is 7, Eagle is 3, update them to match HW documentation. Drop the U suffix from Ebisu board ID.
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Change-Id: Idd191614a6f1f8dbbc13b8e0bc1f089090f9d20b
show more ...
|
| 6f3ca8ad | 12-Oct-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
fix(st): setting default KEY_SIZE
Setting default KEY_SIZE to 256 for ECDSA since it is currently being set to 2048 by make_helpers/defaults.mk, which is an invalid size for ECDSA
Change-Id: I4c0ed
fix(st): setting default KEY_SIZE
Setting default KEY_SIZE to 256 for ECDSA since it is currently being set to 2048 by make_helpers/defaults.mk, which is an invalid size for ECDSA
Change-Id: I4c0edf714dcd2a31d5e50ea060b1b5348167387d Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 6adeeb47 | 03-Oct-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
docs(cert-create): add key size options for ecdsa
Adding the possible key sizes for the ecdsa key algorithm.
Change-Id: I58947bc749fed911766a1462a0c2ba520b8f7c69 Signed-off-by: Lauren Wehrmeister <
docs(cert-create): add key size options for ecdsa
Adding the possible key sizes for the ecdsa key algorithm.
Change-Id: I58947bc749fed911766a1462a0c2ba520b8f7c69 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| b8ae6890 | 15-Aug-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
feat(arm): ecdsa p384/p256 full key support
Add full key support for ECDSA P384 and P256.
New .S files and p384 pem file created along with new plat_get_rotpk_info() flag ARM_ROTPK_DEVEL_FULL_DEV_E
feat(arm): ecdsa p384/p256 full key support
Add full key support for ECDSA P384 and P256.
New .S files and p384 pem file created along with new plat_get_rotpk_info() flag ARM_ROTPK_DEVEL_FULL_DEV_ECDSA_KEY_ID.
Change-Id: I578b257eca41070bb4f4791ef429f2b8a66b1eb3 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| c1ec23dd | 03-Oct-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
feat(tbbr): update PK_DER_LEN for ECDSA P-384 keys
Adding the PK_DER_LEN option for 384 key size when adding ECDSA P384 key support
Change-Id: I0f19aebad20d1c552976dc3c22ed396d79614769 Signed-off-b
feat(tbbr): update PK_DER_LEN for ECDSA P-384 keys
Adding the PK_DER_LEN option for 384 key size when adding ECDSA P384 key support
Change-Id: I0f19aebad20d1c552976dc3c22ed396d79614769 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 557f7d80 | 15-Aug-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
feat(auth): ecdsa p384 key support
Use KEY_SIZE 384 to enable ECDSA P384 key support by setting MBEDTLS_ECP_DP_SECP384R1_ENABLED.
Selected by setting KEY_ALG=ecdsa and KEY_SIZE=384.
Change-Id: I38
feat(auth): ecdsa p384 key support
Use KEY_SIZE 384 to enable ECDSA P384 key support by setting MBEDTLS_ECP_DP_SECP384R1_ENABLED.
Selected by setting KEY_ALG=ecdsa and KEY_SIZE=384.
Change-Id: I382f34fc4da98f166a2aada5d16fdf44632b47f5 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| c512c89c | 15-Aug-2023 |
laurenw-arm <lauren.wehrmeister@arm.com> |
feat(cert-create): ecdsa p384 key support
Adding ECDSA P384 (secp384r1) key creation support through key_bits obtained from KEY_SIZE.
Change-Id: I571251caef20222990bd927cdfb5f35bf2a185d0 Signed-off
feat(cert-create): ecdsa p384 key support
Adding ECDSA P384 (secp384r1) key creation support through key_bits obtained from KEY_SIZE.
Change-Id: I571251caef20222990bd927cdfb5f35bf2a185d0 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 9c1c8f01 | 13-Oct-2023 |
Michal Simek <michal.simek@amd.com> |
feat(xilinx): switch boot console to runtime
Switch boot console to runtime at bl31_plat_runtime_setup() for all Xilinx SOCs to follow default behavior. Till now boot console is used for the whole l
feat(xilinx): switch boot console to runtime
Switch boot console to runtime at bl31_plat_runtime_setup() for all Xilinx SOCs to follow default behavior. Till now boot console is used for the whole lifecycle of TF-A. On the other hand there is no option to configure different boot and run time console that's why this isn't really a issue.
Documentation is describing default behavior like this: " Function : bl31_plat_runtime_setup() [optional] ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
::
Argument : void Return : void
The purpose of this function is allow the platform to perform any BL31 runtime setup just prior to BL31 exit during cold boot. The default weak implementation of this function will invoke ``console_switch_state()`` to switch console output to consoles marked for use in the ``runtime`` state. "
Change-Id: I08baa722dfd8b37b4440e84accf3baaeb01a686f Signed-off-by: Michal Simek <michal.simek@amd.com>
show more ...
|