History log of /rk3399_ARM-atf/ (Results 16151 – 16175 of 18314)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
22db016731-May-2017 Haojian Zhuang <haojian.zhuang@linaro.org>

hikey: fix uninitialized variable in ddr code

Fix uninitliazed variable in ddr driver code.

Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>

7e08084231-May-2017 Haojian Zhuang <haojian.zhuang@linaro.org>

drivers: add designware ufs driver

Initialized the designware UFS PHY.

Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>

eb5073f431-May-2017 Haojian Zhuang <haojian.zhuang@linaro.org>

drivers: add ufs stack

If UFS device is initialized, we could just make it out of
hibernation by UFS_FLAGS_SKIPINIT. And vendor's dirver is always
focus on PHY setting. We could use UFS driver direc

drivers: add ufs stack

If UFS device is initialized, we could just make it out of
hibernation by UFS_FLAGS_SKIPINIT. And vendor's dirver is always
focus on PHY setting. We could use UFS driver directly if it
exits from hibernation.

There're eight LUNs in UFS device. The UFS driver only provides
the read/write API with LUN. User could define his own read/write
since user may want to access different LUNs.

Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>

show more ...

572e141330-May-2017 davidcunado-arm <david.cunado@arm.com>

Merge pull request #949 from antonio-nino-diaz-arm/an/printf-memory

Reduce code size when building with Trusted Board Boot enabled

562aef8e25-May-2017 davidcunado-arm <david.cunado@arm.com>

Merge pull request #950 from danh-arm/hz/hikey

HiKey v3

c864056524-May-2017 danh-arm <dan.handley@arm.com>

Merge pull request #951 from dp-arm/dp/compiler-rt-cleanup

compiler-rt: Remove unused int_util.[ch] files

3d3b02d924-May-2017 Haojian Zhuang <haojian.zhuang@linaro.org>

hikey: add hikey support

Add the description on hikey and how to build.

Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>

127793da24-May-2017 Haojian Zhuang <haojian.zhuang@linaro.org>

hikey: support BL31

Support BL31 and PSCI. Enable multiple cores in PSCI.

Change-Id: I66c39e1e9c4c45ac41a0142ed2070d79a3ac5ba3
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
Signed-off-b

hikey: support BL31

Support BL31 and PSCI. Enable multiple cores in PSCI.

Change-Id: I66c39e1e9c4c45ac41a0142ed2070d79a3ac5ba3
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
Signed-off-by: Dan Handley <dan.handley@arm.com>

show more ...

cfac68af24-May-2017 Haojian Zhuang <haojian.zhuang@linaro.org>

Cortex-A53: add some bit definitions

Add some bit definitions of CPUACTLR register in Cortex-A53
CPU library.

Change-Id: I142fd8ac4b06dd651a32e22951e71cdebbea123a
Signed-off-by: Haojian Zhuang <hao

Cortex-A53: add some bit definitions

Add some bit definitions of CPUACTLR register in Cortex-A53
CPU library.

Change-Id: I142fd8ac4b06dd651a32e22951e71cdebbea123a
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
Signed-off-by: Dan Handley <dan.handley@arm.com>

show more ...

32e9fc1a24-May-2017 Haojian Zhuang <haojian.zhuang@linaro.org>

hikey: support BL2

BL2 is used to load BL31 and SCP_BL2. In HiKey platform, SCP_BL2
is the mcu firmware that is used to scale cpu frequency and switch
low power mode.

Change-Id: I1621aa65bea989fd12

hikey: support BL2

BL2 is used to load BL31 and SCP_BL2. In HiKey platform, SCP_BL2
is the mcu firmware that is used to scale cpu frequency and switch
low power mode.

Change-Id: I1621aa65bea989fd125ee8502fd56ef72362bf97
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
Signed-off-by: Dan Handley <dan.handley@arm.com>

show more ...

08b167e924-May-2017 Haojian Zhuang <haojian.zhuang@linaro.org>

hikey: support BL1

Initialize regulators, pins and eMMC in BL1. Only SRAM could be used in BL1.
So BL2 will be loaded from eMMC into SRAM later.

Change-Id: I8e7ef82ffa29a3c647c9d2d2981e8759ee85d833

hikey: support BL1

Initialize regulators, pins and eMMC in BL1. Only SRAM could be used in BL1.
So BL2 will be loaded from eMMC into SRAM later.

Change-Id: I8e7ef82ffa29a3c647c9d2d2981e8759ee85d833
Signed-off-by: Haojian Zhuang <haojian.zhuang@linaro.org>
Signed-off-by: Dan Handley <dan.handley@arm.com>

show more ...

4df2246924-May-2017 dp-arm <dimitris.papastamos@arm.com>

compiler-rt: Remove unused int_util.[ch] files

Change-Id: I32fc523e3178b7e50191682241904d52499ff708
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

2ab2e57a24-May-2017 danh-arm <dan.handley@arm.com>

Merge pull request #941 from dp-arm/dp/clang

Allow TF to be built using clang or ARM Compiler 6

8237708315-May-2017 dp-arm <dimitris.papastamos@arm.com>

docs: Add note on how to build TF using clang or armclang

Change-Id: I92fd2fb920fcfc31bfcdadae787d8c84c5ca463b
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

7559633b03-May-2017 dp-arm <dimitris.papastamos@arm.com>

build: Introduce ARM Compiler 6 support

Only the compiler is switched to ARM Compiler 6. The assembler and linker
are provided by the GCC toolchain.

ARM Compiler 6 is used to build TF when the bas

build: Introduce ARM Compiler 6 support

Only the compiler is switched to ARM Compiler 6. The assembler and linker
are provided by the GCC toolchain.

ARM Compiler 6 is used to build TF when the base name of the path assigned
to `CC` matches the string 'armclang'.

`CROSS_COMPILE` is still needed and should point to the appropriate
GCC toolchain.

Tested with ARM CC 6.7.

Change-Id: Ib359bf9c1e8aeed3f662668e44830864f3fe7b4a
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

show more ...

d546185702-May-2017 dp-arm <dimitris.papastamos@arm.com>

build: Introduce clang support

Only the compiler is switched to clang. The assembler and linker are
provided by the GCC toolchain.

clang is used to build TF when the base name of the path assigned

build: Introduce clang support

Only the compiler is switched to clang. The assembler and linker are
provided by the GCC toolchain.

clang is used to build TF when the base name of the path assigned to
`CC` contains the string 'clang'.

`CROSS_COMPILE` is still needed and should point to the appropriate
GCC toolchain.

Tested with clang 3.9.x and 4.0.x.

Change-Id: I53236d64e3c83ad27fc843bae5fcdae30f2e325e
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

show more ...

72610c4102-May-2017 dp-arm <dimitris.papastamos@arm.com>

build: Introduce HOSTCC flag

Tools are built using the compiler specified in `HOSTCC` instead of
reusing the `CC` variable. By default, gcc is used.

Change-Id: I83636a375c61f4804b4e80784db9d061fe2

build: Introduce HOSTCC flag

Tools are built using the compiler specified in `HOSTCC` instead of
reusing the `CC` variable. By default, gcc is used.

Change-Id: I83636a375c61f4804b4e80784db9d061fe20af87
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

show more ...

344af65603-May-2017 dp-arm <dimitris.papastamos@arm.com>

Switch default C environment from c99 to gnu99

Since TF uses GCC extensions, switch the C environment
from c99 to gnu99.

This change allows armclang to build TF.

Change-Id: Iaacb2726ba1458af59faf6

Switch default C environment from c99 to gnu99

Since TF uses GCC extensions, switch the C environment
from c99 to gnu99.

This change allows armclang to build TF.

Change-Id: Iaacb2726ba1458af59faf607ae9405d6eedb9962
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

show more ...

7c7dffd803-May-2017 dp-arm <dimitris.papastamos@arm.com>

plat/arm: Compile out impossible conditional for AArch32

Since ARM_DRAM2_BASE is above the 32-bit limit, the condition
is always false. Wrap this condition in an ifndef to avoid
warnings during com

plat/arm: Compile out impossible conditional for AArch32

Since ARM_DRAM2_BASE is above the 32-bit limit, the condition
is always false. Wrap this condition in an ifndef to avoid
warnings during compilation.

Change-Id: Ideabb6c65de6c62474ed03eb29df4b049d5316be
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

show more ...

9bedc6d302-May-2017 dp-arm <dimitris.papastamos@arm.com>

Remove plat_match_rotpk reference

This function was removed long ago. Remove remaining
pragma reference.

Change-Id: I66c556863d47dc17d2ffdc6c23aa524df6aade80
Signed-off-by: dp-arm <dimitris.papast

Remove plat_match_rotpk reference

This function was removed long ago. Remove remaining
pragma reference.

Change-Id: I66c556863d47dc17d2ffdc6c23aa524df6aade80
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

show more ...

0851cb2402-May-2017 dp-arm <dimitris.papastamos@arm.com>

fvp: Remove unnecessary default case

The default case is impossible to hit as the `power_level`
is already checked earlier. Avoids a clang warning.

Change-Id: I707463c843adc748ee9aa1d2313f9ab7dab3

fvp: Remove unnecessary default case

The default case is impossible to hit as the `power_level`
is already checked earlier. Avoids a clang warning.

Change-Id: I707463c843adc748ee9aa1d2313f9ab7dab3a8ab
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

show more ...

c243e30b02-May-2017 dp-arm <dimitris.papastamos@arm.com>

Include missing header in arm_bl2_setup.c

Change-Id: I4108ce8d1fe7d3fd51a5a96d43b9134c23b8399b
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

22fa58cb05-May-2017 dp-arm <dimitris.papastamos@arm.com>

Use a callee-saved register to be AAPCS-compliant

x8 is not a callee-saved register and can be corrupted.
Use x19 instead to be AAPCS-compliant.

Fixes ARM-software/tf-issues#478

Change-Id: Ib4f114

Use a callee-saved register to be AAPCS-compliant

x8 is not a callee-saved register and can be corrupted.
Use x19 instead to be AAPCS-compliant.

Fixes ARM-software/tf-issues#478

Change-Id: Ib4f114c36f4c11351ae856f953c45dca92b27c3b
Signed-off-by: dp-arm <dimitris.papastamos@arm.com>

show more ...

e715e67624-May-2017 danh-arm <dan.handley@arm.com>

Merge pull request #938 from masahir0y/tools_share

Collect headers shared between TF and host-tools into include/tools_share

d77b98ca24-May-2017 Antonio Nino Diaz <antonio.ninodiaz@arm.com>

mbedtls: Use `MBEDTLS_SHA256_SMALLER` in ARM platforms

This options enables an implementation of SHA-256 that has a smaller
code footprint (~1.6 KB less) but is also ~30% slower. For ARM
platforms,

mbedtls: Use `MBEDTLS_SHA256_SMALLER` in ARM platforms

This options enables an implementation of SHA-256 that has a smaller
code footprint (~1.6 KB less) but is also ~30% slower. For ARM
platforms, code size is currently considered more important than
execution speed in the mbed TLS crypto module.

Added a small note about this option to the documentation of the
authentication framework.

Change-Id: I4c0b221ea5d3466465261316ba07b627fa01b233
Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>

show more ...

1...<<641642643644645646647648649650>>...733