| 100ac090 | 15-Dec-2017 |
Antonio Nino Diaz <antonio.ninodiaz@arm.com> |
Add Secure Partition Manager (SPM) design document
This patch adds documentation that describes the design of the Secure Partition Manager and the specific choices in their current implementation.
Add Secure Partition Manager (SPM) design document
This patch adds documentation that describes the design of the Secure Partition Manager and the specific choices in their current implementation.
The document "SPM User Guide" has been integrated into the design document.
Change-Id: I0a4f21a2af631c8aa6c739d97a5b634f3cb39991 Co-authored-by: Achin Gupta <achin.gupta@arm.com> Co-authored-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com> Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com>
show more ...
|
| f7ec31db | 30-Nov-2017 |
david cunado <david.cunado@arm.com> |
Disable PIE compilation option
ARM TF does not work correctly if built with a version of gcc that is configured to use PIE by default (e.g. Debian Stretch).
This patch identifies when such a versio
Disable PIE compilation option
ARM TF does not work correctly if built with a version of gcc that is configured to use PIE by default (e.g. Debian Stretch).
This patch identifies when such a version of gcc is being used (by searching for --enable-default-pie) and adds -fno-PIE option to TF_CFLAGS.
fixes arm-software/tf-issues#519
Change-Id: I2322122c49841746d35d152694e14f6f73beb0fd Signed-off-by: David Cunado <david.cunado@arm.com> Co-Authored-by: Evan Lloyd <evan.lloyd@arm.com> Tested-by: Steve Capper <steve.capper@arm.com> Tested-by: Alexei Fedorov <alexei.fedorov@arm.com>
show more ...
|
| 842c00eb | 14-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1104 from nmenon/dtb_build-v2
Makefile: Add ability to build dtb (v2) |
| e19e40af | 23-Nov-2017 |
Roberto Vargas <roberto.vargas@arm.com> |
io: block: fix block_read/write may read/write overlap buffer
The block operations were trying to optimize the number of memory copies, and it tried to use directly the buffer supplied by the user t
io: block: fix block_read/write may read/write overlap buffer
The block operations were trying to optimize the number of memory copies, and it tried to use directly the buffer supplied by the user to them. This was a mistake because it created too many corner cases:
1- It was possible to generate unaligned operations to unaligned buffers. Drivers that were using DMA transfer failed in that case.
2- It was possible to generate read operations with sizes that weren't a multiple of the block size. Some low level drivers assumed that condition and they calculated the number of blocks dividing the number of bytes by the size of the block, without considering the remaining bytes.
3- The block_* operations didn't control the number of bytes actually copied to memory, because the low level drivers were writing directly to the user buffer.
This patch rewrite block_read and block_write to use always the device buffer, which the platform ensures that has the correct aligment and the correct size.
Change-Id: I5e479bb7bc137e6ec205a8573eb250acd5f40420 Signed-off-by: Qixiang Xu <qixiang.xu@arm.com> Signed-off-by: Roberto Vargas <roberto.vargas@arm.com>
show more ...
|
| 9536bae6 | 01-Aug-2017 |
Julius Werner <jwerner@chromium.org> |
Add new function-pointer-based console API
This patch overhauls the console API to allow for multiple console instances of different drivers that are active at the same time. Instead of binding to w
Add new function-pointer-based console API
This patch overhauls the console API to allow for multiple console instances of different drivers that are active at the same time. Instead of binding to well-known function names (like console_core_init), consoles now provide a register function (e.g. console_16550_register()) that will hook them into the list of active consoles. All console operations will be dispatched to all consoles currently in the list.
The new API will be selected by the build-time option MULTI_CONSOLE_API, which defaults to ${ERROR_DEPRECATED} for now. The old console API code will be retained to stay backwards-compatible to older platforms, but should no longer be used for any newly added platforms and can hopefully be removed at some point in the future.
The new console API is intended to be used for both normal (bootup) and crash use cases, freeing platforms of the need to set up the crash console separately. Consoles can be individually configured to be active active at boot (until first handoff to EL2), at runtime (after first handoff to EL2), and/or after a crash. Console drivers should set a sane default upon registration that can be overridden with the console_set_scope() call. Code to hook up the crash reporting mechanism to this framework will be added with a later patch.
This patch only affects AArch64, but the new API could easily be ported to AArch32 as well if desired.
Change-Id: I35c5aa2cb3f719cfddd15565eb13c7cde4162549 Signed-off-by: Julius Werner <jwerner@chromium.org>
show more ...
|
| a33e763c | 20-Jun-2017 |
Julius Werner <jwerner@chromium.org> |
rockchip: Implement a panic handler that will reboot the system
The current Rockchip platform code retains the "common" default panic handler which simply hangs the system (until the watchdog kicks
rockchip: Implement a panic handler that will reboot the system
The current Rockchip platform code retains the "common" default panic handler which simply hangs the system (until the watchdog kicks in, if enabled). This is usually not a great user experience.
This patch implements a Rockchip-specific panic handler that calls the platform's reboot implementation to reset the system.
Change-Id: I4cbe09c48f1b3f86ebdfc0108c186565f9ffc119 Signed-off-by: Julius Werner <jwerner@chromium.org>
show more ...
|
| 155a1006 | 12-Dec-2017 |
Julius Werner <jwerner@chromium.org> |
utils_def: Add REGSZ and make BIT() assembly-compatible
In assembly code it can be useful to have a constant for the width of a register in the current architecture, so this patch adds one to <utils
utils_def: Add REGSZ and make BIT() assembly-compatible
In assembly code it can be useful to have a constant for the width of a register in the current architecture, so this patch adds one to <utils_def.h> and replaces the existing custom one in crash_reporting.S with that. It also fixes up the BIT() macro in the same file so that it can be safely used in assembly code.
Change-Id: I10513a311f3379e767396e6ddfbae8d2d8201464 Signed-off-by: Julius Werner <jwerner@chromium.org>
show more ...
|
| 4d2787ce | 07-Dec-2017 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
SPM: Fix MM_COMMUNICATE_AARCH32/64 parameters
This partially reverts commit d6b532b50f8, keeping only the fixes to the assertions. The changes related to the order of arguments passed to the secure
SPM: Fix MM_COMMUNICATE_AARCH32/64 parameters
This partially reverts commit d6b532b50f8, keeping only the fixes to the assertions. The changes related to the order of arguments passed to the secure partition were not correct and violated the specification of the SP_EVENT_COMPLETE SMC.
This patch also improves the MM_COMMUNICATE argument validation. The cookie argument, as it comes from normal world, can't be trusted and thus needs to always be validated at run time rather than using an assertion.
Also validate the communication buffer address and return INVALID_PARAMETER if it is zero, as per the MM specification.
Fix a few typos in comments and use the "secure partition" terminology rather than "secure payload".
Change-Id: Ice6b7b5494b729dd44611f9a93d362c55ab244f7 Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com>
show more ...
|
| f336774b | 27-Oct-2017 |
Victor Chong <victor.chong@linaro.org> |
poplar: Add BL32 (OP-TEE) support
Signed-off-by: Victor Chong <victor.chong@linaro.org> |
| d45a1c30 | 28-Aug-2017 |
Jiancheng Xue <xuejiancheng@hisilicon.com> |
Poplar: Initialize security properties of IP blocks.
The security properties of some IP blocks are configured to secure mode after reset. This means these IP blocks can only be accessed by cpus in s
Poplar: Initialize security properties of IP blocks.
The security properties of some IP blocks are configured to secure mode after reset. This means these IP blocks can only be accessed by cpus in secure state by default. These should be configured correclty as needed.
Signed-off-by: y00241285 <yyangwei.yangwei@hisilicon.com> Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com>
show more ...
|
| 94725a26 | 27-Oct-2017 |
Victor Chong <victor.chong@linaro.org> |
poplar: Increase FIP_SIZE
This is currently the maximum allowed without affecting bootup.
Signed-off-by: Victor Chong <victor.chong@linaro.org> |
| 5a3ec61f | 26-Oct-2017 |
Victor Chong <victor.chong@linaro.org> |
poplar: Rename PLAT_ARM_NS_IMAGE_OFFSET
to PLAT_POPLAR_NS_IMAGE_OFFSET
Signed-off-by: Victor Chong <victor.chong@linaro.org> |
| 78896ac3 | 19-Oct-2017 |
Victor Chong <victor.chong@linaro.org> |
poplar: Fix GPIO_MAX
Per https://github.com/sdrobertw/Poplar/blob/master/HardwareDocs/Processor_Datasheet_v2XX.pdf there are 13 groups of GPIO controllers, not 12.
Signed-off-by: Victor Chong <vict
poplar: Fix GPIO_MAX
Per https://github.com/sdrobertw/Poplar/blob/master/HardwareDocs/Processor_Datasheet_v2XX.pdf there are 13 groups of GPIO controllers, not 12.
Signed-off-by: Victor Chong <victor.chong@linaro.org>
show more ...
|
| 211d307c | 11-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1178 from davidcunado-arm/dc/enable_sve
Enable SVE for Non-secure world |
| 83df7ce3 | 10-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1187 from antonio-nino-diaz-arm/an/spm-xlat-dram
SPM: Move S-EL1/S-EL0 xlat tables to TZC DRAM |
| 9f0ee04f | 09-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1184 from antonio-nino-diaz-arm/an/bl31-in-dram
fvp: Disable SYSTEM_SUSPEND when ARM_BL31_IN_DRAM |
| 62854fce | 09-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1183 from jeenu-arm/sdei-reset-fix
SDEI: Fix return value of reset calls |
| c1e7ae0a | 09-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1186 from antonio-nino-diaz-arm/an/poplar-doc
poplar: Fix format of documentation |
| 7ddc1326 | 09-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1182 from soby-mathew/sm/opt_tbbr_flush
Unify cache flush code path after image load |
| c9ff97e2 | 09-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1181 from soby-mathew/sm/el3_payload_tzc_permissions
ARM Platforms: Change the TZC access permissions for EL3 payload |
| fdaf2905 | 09-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1180 from sandrine-bailleux-arm/sb/spm-rename
Rename some macros in SPM code |
| 49d7ea22 | 09-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1179 from paulkocialkowski/integration
rockchip: Include stdint header in plat_sip_calls.c |
| 57b1c0d7 | 08-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1174 from antonio-nino-diaz-arm/an/page-size
Replace magic numbers in linkerscripts by PAGE_SIZE |
| 64b978fb | 06-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1171 from Leo-Yan/hikey960-change-use-recommend-state-id
Hikey960: Change to use recommended power state id format |
| 70a97ffc | 06-Dec-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1185 from danh-arm/dh/rk-maint
Miscellaneous fixes to maintainers.rst |