History log of /rk3399_ARM-atf/ (Results 1451 – 1475 of 18314)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
cacde83b29-Mar-2025 Vincent Jardin <vjardin@free.fr>

fix(nxp): driver crypto caam

Fix based on code review. Then, it was checked with NXP Flexbuild and
their fix has been imported.

Change-Id: Icae1fb08b07bca5d4f6771e92b48d9e2071da0ee
Signed-off-by: V

fix(nxp): driver crypto caam

Fix based on code review. Then, it was checked with NXP Flexbuild and
their fix has been imported.

Change-Id: Icae1fb08b07bca5d4f6771e92b48d9e2071da0ee
Signed-off-by: Vincent Jardin <vjardin@free.fr>

show more ...

f69f551230-Apr-2025 Nandan J <Nandan.J@arm.com>

feat(smcc): introduce a new vendor_el3 service for ACS SMC handler

In preparation to add support for the Architecture Compliance Suite
SMC services, reserve a SMC ID and introduce a handler function

feat(smcc): introduce a new vendor_el3 service for ACS SMC handler

In preparation to add support for the Architecture Compliance Suite
SMC services, reserve a SMC ID and introduce a handler function.
Currently, an empty placeholder function is added and future support
will be introduced for the handler support.

More info on System ACS, please refer below link,
https://developer.arm.com/Architectures/Architectural%20Compliance%20Suite

Signed-off-by: Nandan J <Nandan.J@arm.com>
Change-Id: Ib13ccae9d3829e3dcd1cd33c4a7f27efe1436d03

show more ...

9adc427019-Dec-2024 Patrick Delaunay <patrick.delaunay@foss.st.com>

fix(st-iwdg): remove num_irq

Remove the unused field num_irq in stm32_iwdg_instance struct.

Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Change-Id: Ifa7ae53d41ac654173b78226e3ed11

fix(st-iwdg): remove num_irq

Remove the unused field num_irq in stm32_iwdg_instance struct.

Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Change-Id: Ifa7ae53d41ac654173b78226e3ed11d812430fa4

show more ...

adeee68b25-Jan-2024 Pascal Paillet <p.paillet@st.com>

fix(st-drivers): remove useless field in fixed regul

Cleanup useless structure fields in order to
reduce code size.

Change-Id: Ifb1df2d347c3d892d6633b339fa0bae648c87537
Signed-off-by: Pascal Paille

fix(st-drivers): remove useless field in fixed regul

Cleanup useless structure fields in order to
reduce code size.

Change-Id: Ifb1df2d347c3d892d6633b339fa0bae648c87537
Signed-off-by: Pascal Paillet <p.paillet@st.com>

show more ...

b43afb7f14-Aug-2024 Yann Gautier <yann.gautier@foss.st.com>

fix(st-bsec): remove useless defines in BSEC3

Remove some useles defines and structure in BSEC3 driver.

Change-Id: Ieef147948e9beba776a4d10746ffc730e6faff25
Signed-off-by: Yann Gautier <yann.gautie

fix(st-bsec): remove useless defines in BSEC3

Remove some useles defines and structure in BSEC3 driver.

Change-Id: Ieef147948e9beba776a4d10746ffc730e6faff25
Signed-off-by: Yann Gautier <yann.gautier@foss.st.com>

show more ...

6fede18113-Mar-2024 Patrick Delaunay <patrick.delaunay@foss.st.com>

fix(st-bsec): rename OTPSR field

Update the bit name in BSEC_OTPSR, align with the last ref manual.

Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Change-Id: I3b270406749f2f80d0d224

fix(st-bsec): rename OTPSR field

Update the bit name in BSEC_OTPSR, align with the last ref manual.

Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Change-Id: I3b270406749f2f80d0d2242bdf368d98d419d798

show more ...

6bc7c5b728-Jun-2024 Maxime Méré <maxime.mere@foss.st.com>

fix(st-crypto): do not set IPRST if BUSY flag is present

An issue appear when a IPRST is set when BUSY flag is still set.
Put the IP reset under condition solve this issue.

Signed-off-by: Maxime Mé

fix(st-crypto): do not set IPRST if BUSY flag is present

An issue appear when a IPRST is set when BUSY flag is still set.
Put the IP reset under condition solve this issue.

Signed-off-by: Maxime Méré <maxime.mere@foss.st.com>
Change-Id: Ibb096c1a362b8077285812e1ffca749c7fc93a03

show more ...

6851fd9e09-Jan-2025 Nicolas Le Bayon <nicolas.le.bayon@foss.st.com>

fix(st-ddr): bad refresh update level toggle sequence

wait_refresh_update_done_ack() must toggle RFSHCTL3_REFRESH_UPDATE_LEVEL
bit at each call to follow the recommended procedure.
Fix action and lo

fix(st-ddr): bad refresh update level toggle sequence

wait_refresh_update_done_ack() must toggle RFSHCTL3_REFRESH_UPDATE_LEVEL
bit at each call to follow the recommended procedure.
Fix action and loop condition.

Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@foss.st.com>
Change-Id: Iacf1e92a1ddaf2ab10e4f3a873be6ad1d3576e5f

show more ...

fd5e5e7b26-Feb-2025 Nicolas Le Bayon <nicolas.le.bayon@foss.st.com>

fix(st-ddr): remove TODO in STM32MP2 driver

Remove useless ddr_get_io_calibration_val service.
Other items are deleted as they're useless on STM32MP2 series.

Signed-off-by: Nicolas Le Bayon <nicola

fix(st-ddr): remove TODO in STM32MP2 driver

Remove useless ddr_get_io_calibration_val service.
Other items are deleted as they're useless on STM32MP2 series.

Signed-off-by: Nicolas Le Bayon <nicolas.le.bayon@foss.st.com>
Change-Id: I30bb18f156ff6dc06147987654363472a1e0182d

show more ...

f53f260f02-Oct-2023 Gatien Chevallier <gatien.chevallier@foss.st.com>

fix(stm32mp2): correct typo in definition header

Fix a typo about the platform in a comment (STM32MP2 instead
of STM32MP1).

Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
Change-I

fix(stm32mp2): correct typo in definition header

Fix a typo about the platform in a comment (STM32MP2 instead
of STM32MP1).

Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
Change-Id: I6a58b659d97d7143e277dea57d4eede7729092bc

show more ...

08e6f24b07-May-2025 Boyan Karatotev <boyan.karatotev@arm.com>

docs(n1sdp): update PSCI instrumentation data

Update for v2.13 release based on v2.13-rc0

Change-Id: I16ebfde57c27c1c72e955b5ef35d71e8286b90d5
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.co

docs(n1sdp): update PSCI instrumentation data

Update for v2.13 release based on v2.13-rc0

Change-Id: I16ebfde57c27c1c72e955b5ef35d71e8286b90d5
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>

show more ...

5059fea007-May-2025 Boyan Karatotev <boyan.karatotev@arm.com>

docs(juno): update PSCI instrumentation data

Update for v2.13 release based on v2.13-rc0

Change-Id: I88da6fcc7ee13788968d9a57eec5ad450f5dcd35
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>

9b65ffef07-May-2025 Boyan Karatotev <boyan.karatotev@arm.com>

fix(docs): update the instrumentation procedure

The current testing method does not involve manually building and
running the instrumentation tests. The ones listed have diverged from
what happens.

fix(docs): update the instrumentation procedure

The current testing method does not involve manually building and
running the instrumentation tests. The ones listed have diverged from
what happens. The source of trust are the jobs in CI, so update the docs
to reflect that.

Change-Id: I332f85044a36aed9ef2d87485d90861c58875e4a
Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>

show more ...

72b9f52d10-Apr-2025 Prasad Kummari <prasad.kummari@amd.com>

feat(versal): add hooks for mmap and early setup

Add early setup hooks through custom_early_setup() and provide a
mechanism to support custom memory mapping, including the extension
of the memory ma

feat(versal): add hooks for mmap and early setup

Add early setup hooks through custom_early_setup() and provide a
mechanism to support custom memory mapping, including the extension
of the memory map via custom_mmap_add(). This change may also
require alignment of the MAX_XLAT_TABLE and MAX_XLAT_TABLES macros.
These can be defined within the custom_pkg.mk makefile as follows:

MAX_MMAP_REGIONS := XY
$(eval $(call add_define,MAX_MMAP_REGIONS))
MAX_XLAT_TABLES := XZ
$(eval $(call add_define,MAX_XLAT_TABLES))

If PLATFORM_STACK_SIZE is not already defined, a default value
should be used. This allows for configurability of the stack size
across different interfaces, such as custom packages. The
custom_early_setup() function enables early low-level operations
to bring the system into a correct state. Support for a custom
SiP service is also added. A basic implementation of
custom_smc_handler() is provided by the platform, while the actual
definition is expected to be supplied by the custom package. This
feature is designed for use by external libraries, such as those
that require status checking. This code introduces a generic
framework for integrating custom logic via the
$(CUSTOM_PKG_PATH)/custom_pkg.mk makefile, including
optional support for custom SMC functionality, which is determined
by the custom package.

Change-Id: If9107b32c8c1ca4026d0a2980901e841fc6e03f7
Signed-off-by: Prasad Kummari <prasad.kummari@amd.com>

show more ...

cdf002de28-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

feat(nxp-mmc): add dynamic mapping

Dynamically add an MMU entry for the uSDHC controller.

Change-Id: Ifd21fcee79392a1432aa7444aec168105a95a002
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciu

feat(nxp-mmc): add dynamic mapping

Dynamically add an MMU entry for the uSDHC controller.

Change-Id: Ifd21fcee79392a1432aa7444aec168105a95a002
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

583a544c28-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

fix(nxp-mmc): wait SDSTB before changing the clock

According to the reference manual, the host driver must ensure that the
SDSTB field is high before changing the clock divisor value (SDCLKFS or
DVS

fix(nxp-mmc): wait SDSTB before changing the clock

According to the reference manual, the host driver must ensure that the
SDSTB field is high before changing the clock divisor value (SDCLKFS or
DVS).

Change-Id: I3c89df707a825ccb5e5125b52e2d321b659bbb3f
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

2e90f3e628-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

fix(nxp-mmc): fix the clock rate calculation

Based on the reference manual's description of SYS_CTRL.SDCLKFS and
SYS_CTRL.DVS, the clock rate can be adjusted using a two-stage divider.
The value of

fix(nxp-mmc): fix the clock rate calculation

Based on the reference manual's description of SYS_CTRL.SDCLKFS and
SYS_CTRL.DVS, the clock rate can be adjusted using a two-stage divider.
The value of SYS_CTRL.DVS should be set considering the value of
SYS_CTRL.SDCLKFS (pre_div). Consequently, the resulting clock rate is
calculated as input_rate / (SYS_CTRL.SDCLKFS * SYS_CTRL.DVS).

Change-Id: I65a5372b8baf9def97e612ee29f99202c0fdc579
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

6347429e27-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

fix(nxp-mmc): remove unnecessary delay

There are no references in the reference manual indicating a required
delay after resetting INTSIGEN. Therefore, it is safe to remove this
step.

Change-Id: Ia

fix(nxp-mmc): remove unnecessary delay

There are no references in the reference manual indicating a required
delay after resetting INTSIGEN. Therefore, it is safe to remove this
step.

Change-Id: Ia748cfeb8f4a0f619480ef59451df90f85f69fa8
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

7e2a434717-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

feat(nxp-mmc): flush and invalidate buffers

When the uSDHC driver is used with enabled caches on the core setting
the transfer, the caches associated with the memory region used for data
transfer mu

feat(nxp-mmc): flush and invalidate buffers

When the uSDHC driver is used with enabled caches on the core setting
the transfer, the caches associated with the memory region used for data
transfer must be invalidated before reading from the buffer and flushed
before the buffer is passed to the controller.

Change-Id: I8213f120b655146772306ef57ee8204596fb05e9
Signed-off-by: Larisa Grigore <larisa.grigore@nxp.com>
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

b61379fb17-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

feat(nxp-mmc): add data buffer

The prepare callback is used to set buffer details for a transfer. The
actual transfer may not occur immediately. Therefore, the details are
saved and applied to the n

feat(nxp-mmc): add data buffer

The prepare callback is used to set buffer details for a transfer. The
actual transfer may not occur immediately. Therefore, the details are
saved and applied to the next data transfer command. This mechanism also
helps distinguish between single and multi-block transfers based on the
transfer size.

Change-Id: I7bcfde0521ad628e5950dfc71482191ac35433d1
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

f9ed855b17-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

refactor(nxp-mmc): check multi block transfer

Extract the multiblock check into a dedicated function. This function
returns true for multiblock reads and writes.

Change-Id: I6c4ea62977781a4f43d6a20

refactor(nxp-mmc): check multi block transfer

Extract the multiblock check into a dedicated function. This function
returns true for multiblock reads and writes.

Change-Id: I6c4ea62977781a4f43d6a20513147b99b3baa1b2
Co-developed-by: Ciprian Costea <ciprianmarian.costea@nxp.com>
Signed-off-by: Ciprian Costea <ciprianmarian.costea@nxp.com>
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

13a839a717-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

refactor(nxp-mmc): set MIXCTRL_DTDSEL

According to the reference manual, the MIX_CTRL.DTDSEL should be set for
commands involving a transfer from the card to the host. Therefore, it
should be disabl

refactor(nxp-mmc): set MIXCTRL_DTDSEL

According to the reference manual, the MIX_CTRL.DTDSEL should be set for
commands involving a transfer from the card to the host. Therefore, it
should be disabled for write commands, specifically for single and
multi-block writes.

Change-Id: I97a08291c6ee134e1d5c7e072a06e1b060d5da14
Co-developed-by: Ciprian Costea <ciprianmarian.costea@nxp.com>
Signed-off-by: Ciprian Costea <ciprianmarian.costea@nxp.com>
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

a59d43fc17-Mar-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

refactor(nxp-mmc): populate command transfer type

The CMD_XFR_TYP register description in the reference manual includes a
table where the response type, index check, and CRC check are populated
base

refactor(nxp-mmc): populate command transfer type

The CMD_XFR_TYP register description in the reference manual includes a
table where the response type, index check, and CRC check are populated
based on the CMD's response type. Therefore, replace the CMD_XFR_TYP set
based on the command ID with the mechanism mentioned in the reference
manual.

Change-Id: Ibe6e04d1682e258ae2377dd7a1d0abb6c7b3f164
Co-developed-by: Ciprian Costea <ciprianmarian.costea@nxp.com>
Signed-off-by: Ciprian Costea <ciprianmarian.costea@nxp.com>
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

3d16507904-Apr-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

fix(nxp-mmc): fix clk_rate and bus_width type

Both 'clk_rate' and bus_width members of the 'struct imx_usdhc_params'
are defined as integers, while their usages are unsigned int.
Therefore, change t

fix(nxp-mmc): fix clk_rate and bus_width type

Both 'clk_rate' and bus_width members of the 'struct imx_usdhc_params'
are defined as integers, while their usages are unsigned int.
Therefore, change the type to unsigned int. This also helps to avoid
MISRA C-2012 Rule 10.3 violations when unsigned values are assigned to
signed variables.

Change-Id: If52e15a164732b68286f5303c4acbeb4ff993081
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

26fd068804-Apr-2025 Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

fix(nxp-mmc): correct the usage of BIT and GENMASK

The uSDHC register definitions use BIT and GENMASK macros, which are
implicitly expanded to their 64-bit versions. This is incorrect from a
hardwar

fix(nxp-mmc): correct the usage of BIT and GENMASK

The uSDHC register definitions use BIT and GENMASK macros, which are
implicitly expanded to their 64-bit versions. This is incorrect from a
hardware perspective, as the registers are 32-bit wide. Therefore,
BIT_32 and GENMASK_32 macros are used instead. Similarly, the register
offset must use an unsigned int offset instead of signed numbers.

Change-Id: I3a3379ba9fa538226f958b68aac702752ea9a62a
Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>

show more ...

1...<<51525354555657585960>>...733