| #
c48c11e7 |
| 05-Sep-2025 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes I5fcf6578,Ic7792603 into integration
* changes: fix(xilinx): fix missing security flag in suspend path feat(zynqmp): mark IPI calls secure/non-secure
|
| #
8ce93ec9 |
| 28-Jul-2025 |
Ronak Jain <ronak.jain@amd.com> |
feat(zynqmp): mark IPI calls secure/non-secure
Use BIT24 of the IPI command header from payload[0] to identify the caller's security state. If the SMC caller is non-secure, set BIT24 to indicate a n
feat(zynqmp): mark IPI calls secure/non-secure
Use BIT24 of the IPI command header from payload[0] to identify the caller's security state. If the SMC caller is non-secure, set BIT24 to indicate a non-secure origin.
The mechanism is already present in Versal, Versal NET, and Versal Gen 2 platforms. Extend the same support to Zynq UltraScale+ MPSoC (ZU+) to align its behavior with newer SoCs.
Change-Id: Ic77926033e76a53c0fa1a9949e6838ec64bd6ae5 Signed-off-by: Ronak Jain <ronak.jain@amd.com>
show more ...
|
| #
376e3e8c |
| 01-Apr-2025 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "versal2-qemu" into integration
* changes: fix(versal2): align QEMU APU GT frequency with silicon fix(zynqmp): fix syscnt frequency for QEMU
|
| #
55ae162f |
| 28-Mar-2025 |
Luc Michel <luc.michel@amd.com> |
fix(zynqmp): fix syscnt frequency for QEMU
QEMU uses a 62.5MHz clock frequency for the ARM generic timers.
Signed-off-by: Luc Michel <luc.michel@amd.com> Change-Id: Ib846e17feb3cd44878a62add320fa47
fix(zynqmp): fix syscnt frequency for QEMU
QEMU uses a 62.5MHz clock frequency for the ARM generic timers.
Signed-off-by: Luc Michel <luc.michel@amd.com> Change-Id: Ib846e17feb3cd44878a62add320fa4795fd5c69e
show more ...
|
| #
fffde230 |
| 23-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
Merge changes from topic "xlnx_fix_plat_single_ret" into integration
* changes: fix(versal2): modify function to have single return fix(versal-net): modify function to have single return fix(v
Merge changes from topic "xlnx_fix_plat_single_ret" into integration
* changes: fix(versal2): modify function to have single return fix(versal-net): modify function to have single return fix(versal): modify function to have single return fix(xilinx): modify function to have single return fix(zynqmp): modify function to have single return fix(versal-net): add unsigned suffix to match data type fix(versal): add unsigned suffix to match data type fix(versal2): add missing curly braces fix(versal-net): add missing curly braces fix(zynqmp): add missing curly braces
show more ...
|
| #
5e361114 |
| 23-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
Merge "fix(xilinx): dcc console tests failing" into integration
|
| #
e14ae4b3 |
| 06-Jan-2025 |
Saivardhan Thatikonda <saivardhan.thatikonda@amd.com> |
fix(xilinx): dcc console tests failing
The commit a6485b2b3b2c ("refactor(delay-timer): add timer callback functions") is breaking DCC console due to uninitialized timer ops structure. Fix it by mov
fix(xilinx): dcc console tests failing
The commit a6485b2b3b2c ("refactor(delay-timer): add timer callback functions") is breaking DCC console due to uninitialized timer ops structure. Fix it by moving generic delay timer init prior to console setup to make sure that time is setup before DCC console setup.
Fixes: a6485b2b3b2c ("refactor(delay-timer): add timer callback functions")
Change-Id: I67910332773741c0b08f02feb232efab6356db12 Signed-off-by: Saivardhan Thatikonda <saivardhan.thatikonda@amd.com>
show more ...
|
| #
3f6d4794 |
| 04-Nov-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store th
fix(zynqmp): modify function to have single return
This corrects the MISRA violation C2012-15.5: A function should have a single point of exit at the end. Introduced a temporary variable to store the return value to ensure single return for the function.
Change-Id: Ibff3df16b4c591384467771bc7cb316f1773f1ea Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
9ef62bd8 |
| 23-Dec-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(versal): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal2): typecast expressions to match data type fix(versal-net): typecast expressions to match data type fix(versal): typecast expressions to match data type fix(xilinx): typecast expressions to match data type fix(zynqmp): typecast expressions to match data type fix(zynqmp): align essential type categories fix(zynqmp): typecast expression to match data type fix(xilinx): typecast expression to match data type
show more ...
|
| #
6ae95624 |
| 24-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): typecast operands to match data type
This corrects the MISRA violation C2012-10.3: The value of an expression shall not be assigned to an object with a narrower essential type or of a d
fix(zynqmp): typecast operands to match data type
This corrects the MISRA violation C2012-10.3: The value of an expression shall not be assigned to an object with a narrower essential type or of a different essential type category. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I141fbc554265173df0ca90c2ddc7f28137c6b0f1 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
2863b0c4 |
| 24-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): typecast operands to match data type
This corrects the MISRA violation C2012-10.1: Operands shall not be of an inappropriate essential type. The condition is explicitly checked against
fix(zynqmp): typecast operands to match data type
This corrects the MISRA violation C2012-10.1: Operands shall not be of an inappropriate essential type. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I016f9df3811d80cd230257b5533d4d15a15fe14f Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
895e8029 |
| 23-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): typecast expressions to match data type
This corrects the MISRA violation C2012-10.4: Both operands of an operator in which the usual arithmetic conversions are performed shall have the
fix(zynqmp): typecast expressions to match data type
This corrects the MISRA violation C2012-10.4: Both operands of an operator in which the usual arithmetic conversions are performed shall have the same essential type category. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: I847af07f5e4f139384c1ed50bee765b892a6e9cd Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
a9fdd198 |
| 06-Nov-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_extn_decl_link" into integration
* changes: fix(versal2): variable conflicting with external linkage fix(versal-net): variable conflicting with external l
Merge changes from topic "xlnx_fix_plat_extn_decl_link" into integration
* changes: fix(versal2): variable conflicting with external linkage fix(versal-net): variable conflicting with external linkage fix(versal): variable conflicting with external linkage fix(zynqmp): variable conflicting with external linkage fix(versal2): add external declaration fix(versal): add external declaration fix(zynqmp): add external declaration
show more ...
|
| #
6c08d1df |
| 19-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): add external declaration
This corrects the MISRA violation C2012-8.4: A compatible declaration shall be visible when an object or function with external linkage is defined.
Change-Id:
fix(zynqmp): add external declaration
This corrects the MISRA violation C2012-8.4: A compatible declaration shall be visible when an object or function with external linkage is defined.
Change-Id: I0e554972c24b70abd5b563639482f267cd4e1b5e Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
a539dce9 |
| 29-Oct-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix
Merge changes from topic "xlnx_fix_plat_const_preced" into integration
* changes: fix(versal2): explicitly check operators precedence fix(versal-net): explicitly check operators precedence fix(versal): explicitly check operators precedence fix(xilinx): explicitly check operators precedence fix(zynqmp): explicitly check operators precedence fix(versal2): add const qualifier fix(versal): add const qualifier fix(zynqmp): add const qualifier
show more ...
|
| #
5b542313 |
| 22-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in
fix(zynqmp): explicitly check operators precedence
This corrects the MISRA violation C2012-12.1: The precedence of operators within expressions should be made explicit. Enclosed the subexpression in parentheses to maintain the precedence.
Change-Id: Id8b901634580bf64cc5022372ba385626f342246 Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
bb145c9d |
| 19-Apr-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(zynqmp): add const qualifier
This correct the MISRA violation C2012-8.13: A pointer should point to a const-qualified type whenever possible. Added const qualifier to pointer in the function arg
fix(zynqmp): add const qualifier
This correct the MISRA violation C2012-8.13: A pointer should point to a const-qualified type whenever possible. Added const qualifier to pointer in the function arguments.
Change-Id: If1f86a01a8bcd7f9be48b5ca3a6a00df439f2fab Signed-off-by: Nithin G <nithing@amd.com> Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
251d645f |
| 17-Jul-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "feat(zynqmp): move zynqmp platform to xlat tables v2" into integration
|
| #
fdda980a |
| 20-Mar-2024 |
Prasad Kummari <prasad.kummari@amd.com> |
feat(zynqmp): move zynqmp platform to xlat tables v2
Switch to xlat table v2 version to add support for dynamic mapping which is not supported in xlat table v1. It can be used for run time DT mappin
feat(zynqmp): move zynqmp platform to xlat tables v2
Switch to xlat table v2 version to add support for dynamic mapping which is not supported in xlat table v1. It can be used for run time DT mapping. Also xlat table v1 version is going to be deprecated that's why switch is necessary and removed unused xlat table v1 macro from platform.mk. With ENABLE_LTO enabled, size difference in OCM between xlat table v2 and xlat table v1 release is 82193 - 82058 = 135 bytes.
Change-Id: Ifec2e75fb19670e83dc761fc40a8c4cd5ed9087b Signed-off-by: Michal Simek <michal.simek@amd.com> Signed-off-by: Prasad Kummari <prasad.kummari@amd.com> Signed-off-by: Maheedhar Bollapalli <MaheedharSai.Bollapalli@amd.com>
show more ...
|
| #
dd532b9e |
| 03-Nov-2023 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_tsp_feat" into integration
* changes: docs(versal-net): add TSP build documentation docs(versal): add TSP build documentation feat(versal-net): add tsp support
Merge changes from topic "xlnx_tsp_feat" into integration
* changes: docs(versal-net): add TSP build documentation docs(versal): add TSP build documentation feat(versal-net): add tsp support feat(versal): add tsp support refactor(xilinx): add generic TSP makefile chore(zynqmp): reorganize tsp code into common path refactor(xilinx): rename platform function to generic name
show more ...
|
| #
51564354 |
| 26-Oct-2023 |
Prasad Kummari <prasad.kummari@amd.com> |
refactor(xilinx): rename platform function to generic name
Refactor two platform specific functions, plat_versal_get_mmap() and plat_versal_net_get_mmap(), to use a more generic function name plat_g
refactor(xilinx): rename platform function to generic name
Refactor two platform specific functions, plat_versal_get_mmap() and plat_versal_net_get_mmap(), to use a more generic function name plat_get_mmap(). The function can be used in the common code to obtain memory region.
Change-Id: I3eeb24aff217eef30af60a7742cbebe9d3b2edce Signed-off-by: Prasad Kummari <prasad.kummari@amd.com>
show more ...
|
| #
be3e0b89 |
| 03-Oct-2023 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xilinx-console-sync" into integration
* changes: fix(xilinx): remove console error message feat(xilinx): sync macro names feat(xilinx): remove crash console unused ma
Merge changes from topic "xilinx-console-sync" into integration
* changes: fix(xilinx): remove console error message feat(xilinx): sync macro names feat(xilinx): remove crash console unused macros
show more ...
|
| #
04a48335 |
| 27-Sep-2023 |
Michal Simek <michal.simek@amd.com> |
feat(xilinx): sync macro names
There is no reason to have platform specific macros where generic macros can be used. This is pretty much preparation step for moving console code to single location w
feat(xilinx): sync macro names
There is no reason to have platform specific macros where generic macros can be used. This is pretty much preparation step for moving console code to single location where multiple combinations can be easier to handle.
Change-Id: I4d85ddef29f5870a9ea9590d4d1564469c6eb87e Signed-off-by: Michal Simek <michal.simek@amd.com>
show more ...
|
| #
16f19ed1 |
| 07-Aug-2023 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "xlnx_zynmp_tsp" into integration
* changes: chore(zynqmp): remove unused configuration from TSP fix(zynqmp): resolve runtime error in TSP
|
| #
ba554002 |
| 14-Jul-2023 |
Prasad Kummari <prasad.kummari@amd.com> |
chore(zynqmp): remove unused configuration from TSP
In ZynqMP, the function zynqmp_config_setup() is common between bl31 and bl32(TSP). This function initializes IPI configuration and prints the chi
chore(zynqmp): remove unused configuration from TSP
In ZynqMP, the function zynqmp_config_setup() is common between bl31 and bl32(TSP). This function initializes IPI configuration and prints the chip idcode and revision on the console, which is already done in bl31 and redundant in bl32(TSP).
Remove the legacy code, reading the chip idcode and revision information through direct register read.
Change-Id: I5da8e75a597ac9c4e1b56346e065d29e2be8787f Signed-off-by: Prasad Kummari <prasad.kummari@amd.com>
show more ...
|