| 9d42d23a | 21-Dec-2016 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: memctrl_v2: zero out NS Video memory carveout region
The video memory carveout has to be re-sized depending on the Video content. This requires the NS world to send us new base/size values. B
Tegra: memctrl_v2: zero out NS Video memory carveout region
The video memory carveout has to be re-sized depending on the Video content. This requires the NS world to send us new base/size values. Before setting up the new region, we must zero out the previous memory region, so that the video frames are not leaked to the outside world.
This patch adds the logic to zero out the previous memory carveout region.
Change-Id: I471167ef7747154440df5c1a5e015fbeb69d9043 Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| e9cb01d9 | 07-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra186: calculate proper power state for cluster/system power down
Earlier, we were setting "System Suspend" as the power state for all system states. This caused incorrect system state during a c
Tegra186: calculate proper power state for cluster/system power down
Earlier, we were setting "System Suspend" as the power state for all system states. This caused incorrect system state during a cluster power down.
This patch fixes this anomaly and sets the correct power state during a cluster/system power down.
Change-Id: Ibd002930e0ae103e381e0a19670c3c4d057e7cb7 Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| ab3a33fe | 23-Dec-2016 |
Steven Kao <skao@nvidia.com> |
Tegra186: mce: max retries for ARI requests
This patch adds max retries for all ARI requests and asserts if the ARI request is still busy.
Change-Id: I454ad9b557bb59e513e4c0c6f071275c87d0e07a Signe
Tegra186: mce: max retries for ARI requests
This patch adds max retries for all ARI requests and asserts if the ARI request is still busy.
Change-Id: I454ad9b557bb59e513e4c0c6f071275c87d0e07a Signed-off-by: Steven Kao <skao@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| e99eeec6 | 23-Dec-2016 |
Steven Kao <skao@nvidia.com> |
Tegra: memmap Tegra micro-seconds timer controller
This patch adds the Tegra micro-seconds controller to the memory map. This allows us to use the delay_timer functionality.
Change-Id: Ia8b148a8719
Tegra: memmap Tegra micro-seconds timer controller
This patch adds the Tegra micro-seconds controller to the memory map. This allows us to use the delay_timer functionality.
Change-Id: Ia8b148a871949bfede539974cacbe0e93ec7e77c Signed-off-by: Steven Kao <skao@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| d29d96fb | 21-Oct-2016 |
Steven Kao <skao@nvidia.com> |
Tegra: early init the delay timer
This patch moves the platform delay timer init to early BL31 platform setup, so that platforms can use the udelay/mdelay routines in the early init code.
Change-Id
Tegra: early init the delay timer
This patch moves the platform delay timer init to early BL31 platform setup, so that platforms can use the udelay/mdelay routines in the early init code.
Change-Id: I6fe20b76176ea22589539c180c5b6f9d09eda8de Signed-off-by: Steven Kao <skao@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| bf097cac | 28-Mar-2017 |
Antonio Nino Diaz <antonio.ninodiaz@arm.com> |
Tegra: Control inclusion of helper code used for asserts
One assert depends on code that is conditionally compiled based on the DEBUG define. This patch modifies the conditional inclusion of such co
Tegra: Control inclusion of helper code used for asserts
One assert depends on code that is conditionally compiled based on the DEBUG define. This patch modifies the conditional inclusion of such code so that it is based on the ENABLE_ASSERTIONS build option.
Change-Id: Ic5659a3db8632593b9d2e83dac6d30afd87c131d Signed-off-by: Antonio Nino Diaz <antonio.ninodiaz@arm.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| cd3b7eb4 | 26-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: smmu: enable asserts by default
This patch enables the assert in the context save routine by default, for all flavours of the build.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> |
| 6c16918f | 26-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: enable 'ENABLE_ASSERTIONS' for all builds
This patch changes the platform Makefile to set `ENABLE_ASSERTIONS` to 1 instead of the deprecated option `ASM_ASSERTION`. This also pulls in C asser
Tegra: enable 'ENABLE_ASSERTIONS' for all builds
This patch changes the platform Makefile to set `ENABLE_ASSERTIONS` to 1 instead of the deprecated option `ASM_ASSERTION`. This also pulls in C assertions in release mode.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| 03af25bc | 26-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: group platform settings together
This patch groups all the platform configuration macros into the common platform.mk makefile.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> |
| 3fb340a2 | 21-Apr-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #912 from vwadekar/tegra-smmu-ctx-save-robust
Tegra: smmu: make the context save sequence robust |
| 94e0ed60 | 21-Apr-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #902 from vwadekar/tegra186-sip-mce-calls
Tegra186: Support AARCH32/64 encoding for MCE calls |
| 63ac1a2a | 21-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: smmu: make the context save sequence robust
This patch sanity checks the SMMU context created by the platform code. The first entry contains the size of the array; which the driver now verifi
Tegra: smmu: make the context save sequence robust
This patch sanity checks the SMMU context created by the platform code. The first entry contains the size of the array; which the driver now verifies before moving on with the save.
This patch also fixes an error in the calculation of the size of the context that gets copied to TZDRAM.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| 0741c96b | 19-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: smmu: fix the size used to save context
This patch fixes the size used to save the context, when the device enters System Suspend.
Reported by: David Cunado
Signed-off-by: Varun Wadekar <vw
Tegra: smmu: fix the size used to save context
This patch fixes the size used to save the context, when the device enters System Suspend.
Reported by: David Cunado
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| c76c1b71 | 17-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra186: Support AARCH32/64 encoding for MCE calls
On Tegra systems, there are multiple software components that require to interact with MCE. The components can either be 32-bit or 64-bit payloads
Tegra186: Support AARCH32/64 encoding for MCE calls
On Tegra systems, there are multiple software components that require to interact with MCE. The components can either be 32-bit or 64-bit payloads. This patch supports MCE SMC functions ID for AARCH32 and AARCH64 architectures to support such clients.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| 3d21c945 | 16-Apr-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #899 from vwadekar/tegra186-platform-support-v6
Tegra186 platform support v6 |
| 5d385355 | 14-Apr-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #897 from vwadekar/memctrl-v1-xlat-table-v2
Tegra: memctrl_v1: enable 'xlat_table_v2' library |
| 50e91633 | 13-Mar-2017 |
Anthony Zhou <anzhou@nvidia.com> |
Tegra: fix trivial misra issues
Not having U or ULL as a suffix for these enums causes a lot of unnecessary MISRA issues. This patch adds U or ULL suffix to these common enums to reduce number of MI
Tegra: fix trivial misra issues
Not having U or ULL as a suffix for these enums causes a lot of unnecessary MISRA issues. This patch adds U or ULL suffix to these common enums to reduce number of MISRA issues.
Signed-off-by: Anthony Zhou <anzhou@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| e87dac6b | 04-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: no need to re-init the same console
This patch stops initialising the same UART console, as a "crash" console. The normal and the crash consoles use the same UART port and hence the crash con
Tegra: no need to re-init the same console
This patch stops initialising the same UART console, as a "crash" console. The normal and the crash consoles use the same UART port and hence the crash console init function now only checks if the console is ready to be used.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| a9e0260c | 03-Mar-2017 |
Vignesh Radhakrishnan <vigneshr@nvidia.com> |
Tegra: Add support for fake system suspend
This patch adds support for fake system suspend (SC7). This is a debug mode, to ensure that a different code path is executed for cases like pre-silicon de
Tegra: Add support for fake system suspend
This patch adds support for fake system suspend (SC7). This is a debug mode, to ensure that a different code path is executed for cases like pre-silicon development, where a full-fledged SC7 is not possible in early stages.
This particular patch ensures that, if fake system suspend is enabled (denoted by tegra_fake_system_suspend variable having a non-zero value), instead of calling WFI, a request for a warm reset is made for starting the SC7 exit procedure.
This ensures that the code path of kernel->ATF and back to kernel is executed without depending on other components involved in SC7 code path.
Additionally, this patch also adds support for SMC call from kernel, enabling fake system suspend mode.
Signed-off-by: Vignesh Radhakrishnan <vigneshr@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| 62bfc44b | 03-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: memctrl_v2: restore MC_TXN_OVERRIDE settings
This patch restores the MC_TXN_OVERRIDE settings when we exit from System Suspend.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> |
| 0c2276e3 | 29-Mar-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: memctrl_v1: disable AHB redirection after cold boot
During boot, USB3 and flash media (SDMMC/SATA) devices need access to IRAM. Because these clients connect to the MC and do not have a direc
Tegra: memctrl_v1: disable AHB redirection after cold boot
During boot, USB3 and flash media (SDMMC/SATA) devices need access to IRAM. Because these clients connect to the MC and do not have a direct path to the IRAM, the MC implements AHB redirection during boot to allow path to IRAM. In this mode, accesses to a programmed memory address aperture are directed to the AHB bus, allowing access to the IRAM. The AHB aperture is defined by the IRAM_BASE_LO and IRAM_BASE_HI registers, which are initialized to disable this aperture. Once bootup is complete, we must program IRAM base/top, thus disabling access to IRAM.
This patch provides functionality to disable this access. The tegra port calls this new function before jumping to the non-secure world during cold boot.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| cd3de432 | 13-Apr-2017 |
Varun Wadekar <vwadekar@nvidia.com> |
Tegra: platform: support Tegra186 chip id
This patch adds support to read the chip id and identify if the current platform is Tegra186.
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com> |
| 95a7fae4 | 01-Mar-2017 |
Pritesh Raithatha <praithatha@nvidia.com> |
Tegra: memctrl_v2: MC transaction overrides for newer chips
This patch programs MC transaction overrides settings using mc_txn_override_cfgs array for all Tegra chips beyond Tegra186 rev. A01
Signe
Tegra: memctrl_v2: MC transaction overrides for newer chips
This patch programs MC transaction overrides settings using mc_txn_override_cfgs array for all Tegra chips beyond Tegra186 rev. A01
Signed-off-by: Pritesh Raithatha <praithatha@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|
| 7b305271 | 01-Mar-2017 |
Stephen Warren <swarren@nvidia.com> |
Tegra186: mce: Avoid implementation-defined bitfield types
GCC version 4.8 (and presumably earlier) warn when non-standard types are used for bitfield definitions when -pedantic is enabled. This pre
Tegra186: mce: Avoid implementation-defined bitfield types
GCC version 4.8 (and presumably earlier) warn when non-standard types are used for bitfield definitions when -pedantic is enabled. This prevents TF from being built with such toolchains, since -Werror -pedantic options are used.
gcc-4.9 removed this warning; -pedantic is intended to cause gcc to emit a warning in all cases required by the standard, but the standard does not require a warning in this case.
See: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=57773
Signed-off-by: Stephen Warren <swarren@nvidia.com>
show more ...
|
| c459206d | 24-Jan-2017 |
Pritesh Raithatha <praithatha@nvidia.com> |
Tegra: smmu: support for multiple devices
This patch adds flexibility to the code to initialise multiple SMMU devices. The base address macro name has been changed to make it explicit that we suppor
Tegra: smmu: support for multiple devices
This patch adds flexibility to the code to initialise multiple SMMU devices. The base address macro name has been changed to make it explicit that we support multiple SMMUs.
Change-Id: Id4854fb010ebeb699512d79c769de24050c2ad69 Signed-off-by: Pritesh Raithatha <praithatha@nvidia.com> Signed-off-by: Krishna Reddy <vdumpa@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
show more ...
|