History log of /rk3399_ARM-atf/plat/arm/board/fvp/fvp_cpu_pwr.c (Results 1 – 4 of 4)
Revision Date Author Comments
# 08b11700 04-Jun-2025 Yann Gautier <yann.gautier@st.com>

Merge "fix(fvp): avoid stack usage in check_cpupwrctrl_el1_is_available()" into integration


# 36ceead8 23-May-2025 Linus Nielsen <linus@haxx.se>

fix(fvp): avoid stack usage in check_cpupwrctrl_el1_is_available()

The function is called from assembly language before the stack is set
up. This fix prevents accessing unmapped memory at 0xffffffff

fix(fvp): avoid stack usage in check_cpupwrctrl_el1_is_available()

The function is called from assembly language before the stack is set
up. This fix prevents accessing unmapped memory at 0xffffffff_ffffffxx
by not storing the midr_no_cpupwrctl array on the stack.

Change-Id: I920e32c34bddf86a1dbf05b7115026413483b3c1
Signed-off-by: Linus Nielsen <linus@haxx.se>

show more ...


# ef518197 17-Jun-2024 Manish Pandey <manish.pandey2@arm.com>

Merge "feat(fvp): add cpu power control" into integration


# d38c64d2 04-Jun-2024 Govindraj Raja <govindraj.raja@arm.com>

feat(fvp): add cpu power control

Most newer CPU's have DSU and CPU power control core-off bit which
means before turning off CPUs from base power controller we need to
turn individual cores off from

feat(fvp): add cpu power control

Most newer CPU's have DSU and CPU power control core-off bit which
means before turning off CPUs from base power controller we need to
turn individual cores off from CPU Power control.

However there are certain older CPU's that don't have DSU and
don't support CPUPWRCTRL_EL1, so populate them as a list
and ignore setting core-off bit for those older CPU's as all newer
CPU's have them.

Note: unfortunately there is no mechanism to identify if a DSU is
present and CPUPWRCTRL_EL1 is supported through any CPU control
registers and CPUPWRCTRL_EL1 is supported only for ARM64 platforms
and not available in ARM32 platforms.

Change-Id: Iba6c3c8db60dbeb177cead7ebc65df8265860da7
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>

show more ...