| #
9acaf99f |
| 29-Oct-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "ahmed-azeem/rdaspen-enhancements" into integration
* changes:
fix(dsu): dsu config for all cores in hot reset
docs(rdaspen): bl32 and GPT support
feat(rdaspen): suppo
Merge changes from topic "ahmed-azeem/rdaspen-enhancements" into integration
* changes:
fix(dsu): dsu config for all cores in hot reset
docs(rdaspen): bl32 and GPT support
feat(rdaspen): support BL32 (OP-TEE)
show more ...
|
| #
33a10dca |
| 19-Mar-2025 |
Archish Venkatesh <Archish.Venkatesh@arm.com> |
feat(rdaspen): support BL32 (OP-TEE)
Configure SPMC constants and Secure memory partition to boot BL32
image.
This also fixes the build to automatically accommodate BL33 if
BL32 base is not specif
feat(rdaspen): support BL32 (OP-TEE)
Configure SPMC constants and Secure memory partition to boot BL32
image.
This also fixes the build to automatically accommodate BL33 if
BL32 base is not specified, and removes a redundant entry for BL31
in platform definitions for mmap entries aswell.
Change-Id: I6a3ec97c8f41d6bddc4f20b6edc088a46e2caa75
Signed-off-by: Archish Venkatesh <Archish.Venkatesh@arm.com>
Signed-off-by: Ahmed Azeem <ahmed.azeem@arm.com>
show more ...
|
| #
8e94c578 |
| 01-Oct-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "ahmed-azeem/introduce-rdaspen" into integration
* changes:
feat(dsu): enable PMU registers access at EL1
feat(rdaspen): add DSU to the device tree
feat(rdaspen): add
Merge changes from topic "ahmed-azeem/introduce-rdaspen" into integration
* changes:
feat(dsu): enable PMU registers access at EL1
feat(rdaspen): add DSU to the device tree
feat(rdaspen): add DSU support
docs(rdaspen): introduce rdaspen docs
feat(rdaspen): enable tbb on rd-aspen platform
feat(gicv3): add GIC-720AE model id
feat(rdaspen): add BL31 for RD-Aspen platform
feat(rdaspen): introduce Arm RD-Aspen platform
show more ...
|
| #
287e24f5 |
| 19-May-2025 |
Sanjana Virupakshagouda <sanjana.virupakshagouda@arm.com> |
feat(rdaspen): enable tbb on rd-aspen platform
Enable Trusted board boot on RD-Aspen platform.
Included the non-volatile(NV) memory region, to
ensure rollback protection.
Added Mbed TLS library in
feat(rdaspen): enable tbb on rd-aspen platform
Enable Trusted board boot on RD-Aspen platform.
Included the non-volatile(NV) memory region, to
ensure rollback protection.
Added Mbed TLS library initialization for MbedTLS
library.
Change-Id: I7940952c152b0243a91b38804cf16d3050ec2d4b
Signed-off-by: Sanjana Virupakshagouda <sanjana.virupakshagouda@arm.com>
Signed-off-by: Ahmed Azeem <ahmed.azeem@arm.com>
show more ...
|
| #
d1a1abec |
| 17-Feb-2025 |
David Hu <david.hu2@arm.com> |
feat(rdaspen): introduce Arm RD-Aspen platform
Create a new platform for the RD-Aspen automotive FVP.
Add the required source, header files and makefile,and
device tree
This platform contains:
* C
feat(rdaspen): introduce Arm RD-Aspen platform
Create a new platform for the RD-Aspen automotive FVP.
Add the required source, header files and makefile,and
device tree
This platform contains:
* Cortex-A720AE, Armv9.2-A application processor
* A GICv4-compatible GIC-720AE
* 128 MB of SRAM, of which 512 KB is reserved for TF-A
* 4GiB of DRAM in two partitions (extensible)
It also adds:
* FW_CONFIG and HW_CONFIG device trees
Change-Id: I4ba3e4bf1fed8f3640f7eda815607b0a5cab9500
Signed-off-by: Ahmed Azeem <ahmed.azeem@arm.com>
Signed-off-by: David Hu <david.hu2@arm.com>
Signed-off-by: Meet Patel <meet.patel2@arm.com>
show more ...
|