| #
9ef62bd8 |
| 23-Dec-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-
Merge changes from topic "xlnx_fix_plat_data_types" into integration
* changes: fix(versal2): typecast operands to match data type fix(versal): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal-net): typecast operands to match data type fix(versal): typecast operands to match data type fix(xilinx): typecast operands to match data type fix(zynqmp): typecast operands to match data type fix(versal2): typecast expressions to match data type fix(versal-net): typecast expressions to match data type fix(versal): typecast expressions to match data type fix(xilinx): typecast expressions to match data type fix(zynqmp): typecast expressions to match data type fix(zynqmp): align essential type categories fix(zynqmp): typecast expression to match data type fix(xilinx): typecast expression to match data type
show more ...
|
| #
fbc415d2 |
| 21-Oct-2024 |
Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com> |
fix(versal2): typecast expressions to match data type
This corrects the MISRA violation C2012-10.4: Both operands of an operator in which the usual arithmetic conversions are performed shall have th
fix(versal2): typecast expressions to match data type
This corrects the MISRA violation C2012-10.4: Both operands of an operator in which the usual arithmetic conversions are performed shall have the same essential type category. The condition is explicitly checked against 0U, appending 'U' and typecasting for unsigned comparison.
Change-Id: Ia352e3cf261b52777c1c431701e1e6c3be9cd279 Signed-off-by: Maheedhar Bollapalli <maheedharsai.bollapalli@amd.com>
show more ...
|
| #
d2d1da5f |
| 12-Aug-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge "feat(versal2): add dummy implementation for SCMI PD" into integration
|
| #
a71f11ba |
| 12-Aug-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge "fix(versal2): add ufs specific features support" into integration
|
| #
b9c20e5d |
| 29-Jul-2024 |
Amit Nagal <amit.nagal@amd.com> |
fix(versal2): add ufs specific features support
Following IOCTL IDs are required for UFS specific functionalities.
IOCTL ID - 40(IOCTL_UFS_TXRX_CFGRDY_GET) This gives the Tx_Rx_config_rdy_signal_mo
fix(versal2): add ufs specific features support
Following IOCTL IDs are required for UFS specific functionalities.
IOCTL ID - 40(IOCTL_UFS_TXRX_CFGRDY_GET) This gives the Tx_Rx_config_rdy_signal_mon(0xF1061054) register value which contains the Tx and Rx lanes configuration ready signal information.
IOCTL ID - 41(IOCTL_UFS_SRAM_CSR_SEL) Select - 0(IOCTL_UFS_SRAM_CSR_SET) This will allow to set sram control and status register (0xF106104C) with the value provided by driver.
Select - 1(IOCTL_UFS_SRAM_CSR_GET) This should return the sram control and status register (0xF106104C) value to the driver.
UFS Host reset assert/de-assert(using SCMI) support is added. register address : 0xF1260340
UFS PHY reset assert/de-assert(using SCMI) support is added. register address : 0xF1061050
Change-Id: I5368cc7251350946bd5ddb3a4c817b75e1d4a43e Signed-off-by: Amit Nagal <amit.nagal@amd.com>
show more ...
|
| #
095a20a7 |
| 02-Feb-2024 |
Michal Simek <michal.simek@amd.com> |
feat(versal2): add dummy implementation for SCMI PD
Add dummy implementation of power domain. There is dwc3 usb driver which requires power domain to be setup and make sense to have interface prepar
feat(versal2): add dummy implementation for SCMI PD
Add dummy implementation of power domain. There is dwc3 usb driver which requires power domain to be setup and make sense to have interface prepared even it is not doing anything. When this runs on real HW functionality will be extended.
Change-Id: I68151edc3ab817da3308e7c21af57a3355a17d37 Signed-off-by: Michal Simek <michal.simek@amd.com>
show more ...
|
| #
6f05b8d4 |
| 18-Jun-2024 |
Joanna Farley <joanna.farley@arm.com> |
Merge "feat(versal2): add support for AMD Versal Gen 2 platform" into integration
|
| #
c97857db |
| 05-Jun-2024 |
Amit Nagal <amit.nagal@amd.com> |
feat(versal2): add support for AMD Versal Gen 2 platform
New SoC is a78 based with gicv3 and uart over pl011. Communication interfaces are similar to Versal NET platform. System starts with AMD PLM
feat(versal2): add support for AMD Versal Gen 2 platform
New SoC is a78 based with gicv3 and uart over pl011. Communication interfaces are similar to Versal NET platform. System starts with AMD PLM firmware which loads TF-A(bl31) to memory, which is already configured, and jumps to it. PLM also prepare handoff structure for TF-A with information what components were load and flags which indicate which EL level SW should be started.
Change-Id: I5065b1b7ec4ee58e77dc4096747758480c84009c Signed-off-by: Amit Nagal <amit.nagal@amd.com> Signed-off-by: Akshay Belsare <akshay.belsare@amd.com> Signed-off-by: Michal Simek <michal.simek@amd.com>
show more ...
|