| #
53e4c160 |
| 11-Oct-2022 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "fvp_dts_rework" into integration
* changes: fix(fvp_ve): fdts: Fix vexpress,config-bus subnode names fix(fvp): fdts: Fix idle-states entry method fix(fvp): fdts: fix
Merge changes from topic "fvp_dts_rework" into integration
* changes: fix(fvp_ve): fdts: Fix vexpress,config-bus subnode names fix(fvp): fdts: Fix idle-states entry method fix(fvp): fdts: fix memtimer subframe addressing feat(fvp): fdts: update rtsm_ve DT files from the Linux kernel refactor(fvp): fdts: consolidate GICv2 base FVP DT files refactor(fvp): fdts: consolidate GICv3 base FVP DT files feat(fvp): dts: drop 32-bit .dts files refactor(fvp): fdts: merge motherboard .dtsi files refactor(fvp_ve): fdts: prepare Cortex-A5 and A7 model DTs fix(fvp): fdts: unify and fix PSCI nodes
show more ...
|
| #
589aaba4 |
| 19-Aug-2022 |
Andre Przywara <andre.przywara@arm.com> |
refactor(fvp): fdts: consolidate GICv3 base FVP DT files
The GICv2 and GICv3 version of the FVP DT files are unnecessarily split, as the common part of the peripherals is the same: it's literally ju
refactor(fvp): fdts: consolidate GICv3 base FVP DT files
The GICv2 and GICv3 version of the FVP DT files are unnecessarily split, as the common part of the peripherals is the same: it's literally just the interrupt controller node that is different. To facilitate a unification, refactor the DT include files to explicitly include a snippet with just the GICv3 description, and a generic base DT file for the rest. This generic file can then be reused by the GICv2 versions later.
Since we can only have a /memreserve/ entry *before* any DT nodes, move that line to each file, to allow including the GIC DT file separately.
Change-Id: I9ff357d3fe0ce46e280c30131aeae97a99631512 Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| #
76df74df |
| 21-May-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "FVP: Add support for passing platform's topology to DTS" into integration
|
| #
003faaa5 |
| 13-May-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
FVP: Add support for passing platform's topology to DTS
This patch adds support for passing FVP platform's topology configuration to DTS files for compilation, which allows to build DTBs with correc
FVP: Add support for passing platform's topology to DTS
This patch adds support for passing FVP platform's topology configuration to DTS files for compilation, which allows to build DTBs with correct number of clusters and CPUs. This removes non-existing clusters/CPUs from the compiled device tree blob and fixes reported Linux errors when trying to power on absent CPUs/PEs. If DTS file is passed using FVP_HW_CONFIG_DTS build option from the platform's makefile, FVP_CLUSTER_COUNT, FVP_MAX_CPUS_PER_CLUSTER and FVP_MAX_PE_PER_CPU parameters are used, otherwise CI script will use the default values from the corresponding DTS file.
Change-Id: Idcb45dc6ad5e3eaea18573aff1a01c9344404ab3 Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>
show more ...
|
| #
e5eaf885 |
| 21-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "Replace dts includes with C preprocessor syntax" into integration
|
| #
2d51b55e |
| 10-Jan-2020 |
Balint Dobszay <balint.dobszay@arm.com> |
Replace dts includes with C preprocessor syntax
Using the /include/ syntax, the include was evaluated by dtc, only after running the preprocessor, therefore the .dtsi files were not preprocessed. Th
Replace dts includes with C preprocessor syntax
Using the /include/ syntax, the include was evaluated by dtc, only after running the preprocessor, therefore the .dtsi files were not preprocessed. This patch adds the #include syntax instead. Evaluating this and preprocessing the files now happens in a single step, done by the C preprocessor.
Change-Id: I6d0104b6274316fc736e84973502a4d6c2c9d6e0 Signed-off-by: Balint Dobszay <balint.dobszay@arm.com>
show more ...
|
| #
a937d93e |
| 14-Aug-2017 |
danh-arm <dan.handley@arm.com> |
Merge pull request #1046 from jeenu-arm/revc
Support for RevC FVP model
|
| #
1bdbdc3b |
| 19-Jul-2017 |
Jeenu Viswambharan <jeenu.viswambharan@arm.com> |
Add Linux DTS for FVP with threaded CPUs
In contrast with the non-multi-threading DTS, this enumerates MPIDR values shifted by one affinity level to the left. The newly added DTS reflects CPUs with
Add Linux DTS for FVP with threaded CPUs
In contrast with the non-multi-threading DTS, this enumerates MPIDR values shifted by one affinity level to the left. The newly added DTS reflects CPUs with a single thread in them.
Since both DTS files are the same apart from MPIDR contents, the common bits have been moved to a separate file that's then included from the top-level DTS files. The multi-threading version only updates the MPIDR contents.
Change-Id: Id225cd93574f764171df8962ac76f42fcb6bba4b Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
show more ...
|
| #
c396b736 |
| 09-Jun-2017 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #972 from achingupta/ag/freebsd-dt-change
Device tree changes to boot FreeBSD on FVPs
|
| #
8d2c4977 |
| 26-Sep-2016 |
Achin Gupta <achin.gupta@arm.com> |
Device tree changes to boot FreeBSD on FVPs
FreeBSD does not understand #interrupt-map in a device tree. This prevents the GIC from being set up correctly. This patch removes the #interrupt-map in t
Device tree changes to boot FreeBSD on FVPs
FreeBSD does not understand #interrupt-map in a device tree. This prevents the GIC from being set up correctly. This patch removes the #interrupt-map in the device trees for the Base and Foundation FVPs. This enables correct boot of FreeBSD on these platforms.
These changes have been tested with FreeBSD and an Ubuntu cloud image (ubuntu-16.04-server-cloudimg-arm64-uefi1.img) to ensure compatibility with Linux.
Change-Id: I1347acdcf994ec4b1dd843ba32af9951aa54db73 Signed-off-by: Achin Gupta <achin.gupta@arm.com>
show more ...
|
| #
2010cf73 |
| 12-Oct-2016 |
danh-arm <dan.handley@arm.com> |
Merge pull request #726 from soby-mathew/sm/fix_dt
Fix GICv3 DT to include psci system off/reset
|
| #
78c4f192 |
| 05-Oct-2016 |
Soby Mathew <soby.mathew@arm.com> |
Fix GICv3 DT to include psci system off/reset
The `fvp-base-gicv3-psci` and `fvp-foundation-gicv3-psci` device tree source files did not have psci node entries for `system off` and `system reset`. A
Fix GICv3 DT to include psci system off/reset
The `fvp-base-gicv3-psci` and `fvp-foundation-gicv3-psci` device tree source files did not have psci node entries for `system off` and `system reset`. Also the DTS files included `rtsm_ve-motherboard-no_psci.dtsi` instead of `rtsm_ve-motherboard.dtsi`. As a result, the Linux kernel failed to invoke the PSCI_SYSTEM_OFF/RESET API when being shutdown/reset. This patch corrects this problem and also updates the corresponding DTB files.
This patch also removes `rtsm_ve-motherboard-no_psci.dtsi` and `fvp-foundation-motherboard-no_psci.dtsi` files as they are no longer used.
Change-Id: I8ba61a1323035f7508cae663bb490ac0e8a64618
show more ...
|
| #
55a85659 |
| 16-Mar-2016 |
danh-arm <dan.handley@arm.com> |
Merge pull request #552 from antonio-nino-diaz-arm/an/cache-dts
Add cache topology info to FVP DTBs
|
| #
b1063d95 |
| 22-Feb-2016 |
Antonio Nino Diaz <antonio.ninodiaz@arm.com> |
Add cache topology info to FVP DTBs
From version 4.0 onwards, the ARM64 Linux kernel expects the device tree to indicate the cache hierarchy. Failing to provide this information results in the follo
Add cache topology info to FVP DTBs
From version 4.0 onwards, the ARM64 Linux kernel expects the device tree to indicate the cache hierarchy. Failing to provide this information results in the following warning message to be printed by the kernel:
`Unable to detect cache hierarchy from DT for CPU x`
All the FVP device trees provided in the TF source tree have been modified to add this information.
Fixes ARM-software/tf-issues#325
Change-Id: I0ff888992e602b81a0fe1744a86151d625727511
show more ...
|
| #
aaa48a86 |
| 29-Apr-2015 |
danh-arm <dan.handley@arm.com> |
Merge pull request #297 from sandrine-bailleux/sb/move-up-deps
Move up dependency versions
|
| #
6136f372 |
| 16-Apr-2015 |
Juan Castillo <juan.castillo@arm.com> |
FVP: update device tree idle state entries
Device tree idle state bindings changed in kernel v3.18. This patch updates the FVP DT files to use PSCI suspend as idle state.
The patch also updates the
FVP: update device tree idle state entries
Device tree idle state bindings changed in kernel v3.18. This patch updates the FVP DT files to use PSCI suspend as idle state.
The patch also updates the 'compatible' property in the PSCI node and the 'entry-method' property in the idle-states node in the FVP Foundation GICv2-legacy device tree.
Change-Id: Ie921d497c579f425c03d482f9d7b90e166106e2f
show more ...
|
| #
07ddb33a |
| 26-Jan-2015 |
danh-arm <dan.handley@arm.com> |
Merge pull request #245 from danh-arm/sm/psci_version
Increment the PSCI VERSION to 1.0 (PR v2)
|
| #
e8ca7d1e |
| 15-Jan-2015 |
Soby Mathew <soby.mathew@arm.com> |
Increment the PSCI VERSION to 1.0
This patch:
* Bumps the PSCI VERSION to 1.0. This means that the PSCI_VERSION API will now return the value 0x00010000 to indicate the version as 1.0.
Increment the PSCI VERSION to 1.0
This patch:
* Bumps the PSCI VERSION to 1.0. This means that the PSCI_VERSION API will now return the value 0x00010000 to indicate the version as 1.0. The firmware remains compatible with PSCI v0.2 clients.
* The firmware design guide is updated to document the APIs supported by the Trusted Firmware generic code.
* The FVP Device Tree Sources (dts) and Blobs(dtb) are also updated to add "psci-1.0" and "psci-0.2" to the list of compatible PSCI versions.
Change-Id: Iafc2f549c92651dcd65d7e24a8aae35790d00f8a
show more ...
|
| #
e822d7c1 |
| 20-Aug-2014 |
danh-arm <dan.handley@arm.com> |
Merge pull request #195 from achingupta/ag/fvp_dt_updates
FVP: Update device trees to match cpuidle driver
|
| #
bab7bfd2 |
| 20-Aug-2014 |
Achin Gupta <achin.gupta@arm.com> |
FVP: Update device trees to match cpuidle driver
This patch updates the representation of idle tables and cpu/cluster topology in the device tree source files for the FVP to what the latest cpuidle
FVP: Update device trees to match cpuidle driver
This patch updates the representation of idle tables and cpu/cluster topology in the device tree source files for the FVP to what the latest cpuidle driver in Linux expects. The device tree binaries have also been updated.
Change-Id: If0668b96234f65aa0435fba52f288c9378bd8824
show more ...
|
| #
f139a39a |
| 19-Aug-2014 |
danh-arm <dan.handley@arm.com> |
Merge pull request #191 from danh-arm/jc/tf-issues/218
Add support for PSCI SYSTEM_OFF and SYSTEM_RESET APIs v2
|
| #
d5f13093 |
| 12-Aug-2014 |
Juan Castillo <juan.castillo@arm.com> |
Add support for PSCI SYSTEM_OFF and SYSTEM_RESET APIs
This patch adds support for SYSTEM_OFF and SYSTEM_RESET PSCI operations. A platform should export handlers to complete the requested operation.
Add support for PSCI SYSTEM_OFF and SYSTEM_RESET APIs
This patch adds support for SYSTEM_OFF and SYSTEM_RESET PSCI operations. A platform should export handlers to complete the requested operation. The FVP port exports fvp_system_off() and fvp_system_reset() as an example.
If the SPD provides a power management hook for system off and system reset, then the SPD is notified about the corresponding operation so it can do some bookkeeping. The TSPD exports tspd_system_off() and tspd_system_reset() for that purpose.
Versatile Express shutdown and reset methods have been removed from the FDT as new PSCI sys_poweroff and sys_reset services have been added. For those kernels that do not support yet these PSCI services (i.e. GICv3 kernel), the original dtsi files have been renamed to *-no_psci.dtsi.
Fixes ARM-software/tf-issues#218
Change-Id: Ic8a3bf801db979099ab7029162af041c4e8330c8
show more ...
|
| #
92535302 |
| 23-May-2014 |
Andrew Thoelke <andrew.thoelke@arm.com> |
Merge pull request #100 from jcastillo-arm:jc/tf-issues/149-v4
|
| #
364daf93 |
| 16-May-2014 |
Juan Castillo <juan.castillo@arm.com> |
Reserve some DDR DRAM for secure use on FVP platforms
TZC-400 is configured to set the last 16MB of DRAM1 as secure memory and the rest of DRAM as non-secure. Non-secure software must not attempt to
Reserve some DDR DRAM for secure use on FVP platforms
TZC-400 is configured to set the last 16MB of DRAM1 as secure memory and the rest of DRAM as non-secure. Non-secure software must not attempt to access the 16MB secure area.
Device tree files (sources and binaries) have been updated to match this configuration, removing that memory from the Linux physical memory map.
To use UEFI and Linux with this patch, the latest version of UEFI and the updated device tree files are required. Check the user guide in the documentation for more details.
Replaced magic numbers with #define for memory region definition in the platform security initialization function.
Fixes ARM-software/tf-issues#149
Change-Id: Ia5d070244aae6c5288ea0e6c8e89d92859522bfe
show more ...
|
| #
429421de |
| 24-Apr-2014 |
danh-arm <dan.handley@arm.com> |
Merge pull request #33 from hliebel/hl/secure-memory
Hl/secure memory
|