| #
53e4c160 |
| 11-Oct-2022 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "fvp_dts_rework" into integration
* changes: fix(fvp_ve): fdts: Fix vexpress,config-bus subnode names fix(fvp): fdts: Fix idle-states entry method fix(fvp): fdts: fix
Merge changes from topic "fvp_dts_rework" into integration
* changes: fix(fvp_ve): fdts: Fix vexpress,config-bus subnode names fix(fvp): fdts: Fix idle-states entry method fix(fvp): fdts: fix memtimer subframe addressing feat(fvp): fdts: update rtsm_ve DT files from the Linux kernel refactor(fvp): fdts: consolidate GICv2 base FVP DT files refactor(fvp): fdts: consolidate GICv3 base FVP DT files feat(fvp): dts: drop 32-bit .dts files refactor(fvp): fdts: merge motherboard .dtsi files refactor(fvp_ve): fdts: prepare Cortex-A5 and A7 model DTs fix(fvp): fdts: unify and fix PSCI nodes
show more ...
|
| #
589aaba4 |
| 19-Aug-2022 |
Andre Przywara <andre.przywara@arm.com> |
refactor(fvp): fdts: consolidate GICv3 base FVP DT files
The GICv2 and GICv3 version of the FVP DT files are unnecessarily split, as the common part of the peripherals is the same: it's literally ju
refactor(fvp): fdts: consolidate GICv3 base FVP DT files
The GICv2 and GICv3 version of the FVP DT files are unnecessarily split, as the common part of the peripherals is the same: it's literally just the interrupt controller node that is different. To facilitate a unification, refactor the DT include files to explicitly include a snippet with just the GICv3 description, and a generic base DT file for the rest. This generic file can then be reused by the GICv2 versions later.
Since we can only have a /memreserve/ entry *before* any DT nodes, move that line to each file, to allow including the GIC DT file separately.
Change-Id: I9ff357d3fe0ce46e280c30131aeae97a99631512 Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| #
76df74df |
| 21-May-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "FVP: Add support for passing platform's topology to DTS" into integration
|
| #
003faaa5 |
| 13-May-2020 |
Alexei Fedorov <Alexei.Fedorov@arm.com> |
FVP: Add support for passing platform's topology to DTS
This patch adds support for passing FVP platform's topology configuration to DTS files for compilation, which allows to build DTBs with correc
FVP: Add support for passing platform's topology to DTS
This patch adds support for passing FVP platform's topology configuration to DTS files for compilation, which allows to build DTBs with correct number of clusters and CPUs. This removes non-existing clusters/CPUs from the compiled device tree blob and fixes reported Linux errors when trying to power on absent CPUs/PEs. If DTS file is passed using FVP_HW_CONFIG_DTS build option from the platform's makefile, FVP_CLUSTER_COUNT, FVP_MAX_CPUS_PER_CLUSTER and FVP_MAX_PE_PER_CPU parameters are used, otherwise CI script will use the default values from the corresponding DTS file.
Change-Id: Idcb45dc6ad5e3eaea18573aff1a01c9344404ab3 Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>
show more ...
|
| #
95605938 |
| 14-Feb-2020 |
Mark Dykes <mardyk01@review.trustedfirmware.org> |
Merge "Fix topology description of cpus for DynamIQ based FVP" into integration
|
| #
0ad5b318 |
| 13-Feb-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Fix topology description of cpus for DynamIQ based FVP
DynamIQ based designs have upto 8 CPUs in each cluster. This patch fixes the device tree node which describes the topology of the CPU for Dynam
Fix topology description of cpus for DynamIQ based FVP
DynamIQ based designs have upto 8 CPUs in each cluster. This patch fixes the device tree node which describes the topology of the CPU for DynamIQ FVP Model.
Change-Id: I7146bc79029ce38314026d4853e5b6406863725c Signed-off-by: Madhukar Pappireddy <madhukar.pappireddy@arm.com>
show more ...
|
| #
e5eaf885 |
| 21-Jan-2020 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "Replace dts includes with C preprocessor syntax" into integration
|
| #
2d51b55e |
| 10-Jan-2020 |
Balint Dobszay <balint.dobszay@arm.com> |
Replace dts includes with C preprocessor syntax
Using the /include/ syntax, the include was evaluated by dtc, only after running the preprocessor, therefore the .dtsi files were not preprocessed. Th
Replace dts includes with C preprocessor syntax
Using the /include/ syntax, the include was evaluated by dtc, only after running the preprocessor, therefore the .dtsi files were not preprocessed. This patch adds the #include syntax instead. Evaluating this and preprocessing the files now happens in a single step, done by the C preprocessor.
Change-Id: I6d0104b6274316fc736e84973502a4d6c2c9d6e0 Signed-off-by: Balint Dobszay <balint.dobszay@arm.com>
show more ...
|
| #
fdcc08af |
| 28-Feb-2018 |
davidcunado-arm <david.cunado@arm.com> |
Merge pull request #1290 from jeenu-arm/dynamiq
DynamIQ on FVP
|
| #
0400ccb6 |
| 31-Jan-2018 |
Jeenu Viswambharan <jeenu.viswambharan@arm.com> |
fdts: Add DTS for DynamIQ platforms
DynamIQ platforms host all CPUs in a single cluster. This patch adds a DTS and DTB for DynamicQ platforms hosting up to 8 CPUs.
Change-Id: I2d97bc740ac3062818767
fdts: Add DTS for DynamIQ platforms
DynamIQ platforms host all CPUs in a single cluster. This patch adds a DTS and DTB for DynamicQ platforms hosting up to 8 CPUs.
Change-Id: I2d97bc740ac3062818767e7251020644f5bb9100 Signed-off-by: Jeenu Viswambharan <jeenu.viswambharan@arm.com>
show more ...
|