| 87612eae | 16-Aug-2022 |
Pankaj Gupta <pankaj.gupta@nxp.com> |
fix(nxp-ddr): fix underrun coverity issue
Coverity Issue detail:
underrun-local: Underrunning array bin[i].cl[k].caslat at element index -1 (byte offset -1) using in
fix(nxp-ddr): fix underrun coverity issue
Coverity Issue detail:
underrun-local: Underrunning array bin[i].cl[k].caslat at element index -1 (byte offset -1) using index j (which evaluates to -1).
Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I1ec4833bbd5db1ac51436eac606484eefc4338ee
show more ...
|
| 236ca566 | 26-Jun-2022 |
Pankaj Gupta <pankaj.gupta@nxp.com> |
fix(nxp-drivers): fix sd secure boot failure
secure-boot: fix for sd boot mode failure: - Array for ROT Pub key hash is not cache aligned.
Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Signed-
fix(nxp-drivers): fix sd secure boot failure
secure-boot: fix for sd boot mode failure: - Array for ROT Pub key hash is not cache aligned.
Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I7d1c1115066dd5323399f14b5c3667a1355d5671
show more ...
|
| 334badb5 | 18-May-2022 |
Pankaj Gupta <pankaj.gupta@nxp.com> |
fix(nxp-crypto): fix secure boot assert inclusion
plat-ls: fix for assert inclusion done for secure boot.
Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nx
fix(nxp-crypto): fix secure boot assert inclusion
plat-ls: fix for assert inclusion done for secure boot.
Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: Iac8314e5b1c2f0a22fa2ff3ffbccc53ed778ddd9
show more ...
|
| e4922991 | 17-May-2022 |
Pankaj Gupta <pankaj.gupta@nxp.com> |
fix(nxp-crypto): fix coverity issue
In function "desc_length", LSB byte of the first word of the descriptor will be anded with 0x7F, to get the number of words constructing the descriptor.
LSB byte
fix(nxp-crypto): fix coverity issue
In function "desc_length", LSB byte of the first word of the descriptor will be anded with 0x7F, to get the number of words constructing the descriptor.
LSB byte of the first word of the descriptor is auto-incremented with each add_word used while constructing the descriptor.
But if function "desc_add_word" is called more than MAX_DESC_SIZE_WORDS times, then only the function "desc_length", can return number of words greater than MAX_DESC_SIZE_WORDS.
This is the condition when core can overwrite the out of bound memory.
Hence, the following fix is needed: - Before adding any new word to the descriptor, a check for max word length needs to be added, into these functions: "desc_add_word" & "desc_add_ptr".
Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: If896cd2e02ecde72fb09c5147119dec4f2f84bc3
show more ...
|
| 5199b3b9 | 13-May-2022 |
Jiafei Pan <Jiafei.Pan@nxp.com> |
fix(nxp-drivers): fix fspi coverity issue
Fixed the following coverity issues: Using uninitialized value cmd_id1, cmd_id2.
Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I8cd430ec015fc61
fix(nxp-drivers): fix fspi coverity issue
Fixed the following coverity issues: Using uninitialized value cmd_id1, cmd_id2.
Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I8cd430ec015fc617521db455a6ffe16b33f42b78
show more ...
|
| 5f324444 | 18-Nov-2022 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
refactor(measured-boot): accept metadata as a function's argument
Updated the event log driver's function to accept metadata as an argument, to remove the platform function usage from the event log
refactor(measured-boot): accept metadata as a function's argument
Updated the event log driver's function to accept metadata as an argument, to remove the platform function usage from the event log driver to make it a standalone driver.
Change-Id: I512cf693d51dc3c0b9d2c1bfde4f89414e273049 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 07d8e34f | 27-Apr-2022 |
Jiafei Pan <Jiafei.Pan@nxp.com> |
fix(nxp-drivers): fix tzc380 memory regions config
Setting 2MB shared memory and following 64MB secure memory.
Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: Ia992d21f205d305a6fff92fc114
fix(nxp-drivers): fix tzc380 memory regions config
Setting 2MB shared memory and following 64MB secure memory.
Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: Ia992d21f205d305a6fff92fc11435634ce7c9d21
show more ...
|
| 00bb8c37 | 31-Jan-2022 |
Maninder Singh <maninder.singh_1@nxp.com> |
fix(nxp-ddr): apply Max CDD values for warm boot
Timing CFG 0 and Timing CFG 4 are ddr controller registers that have been affected by 1d phy training during cold boot. They are needed to be stored
fix(nxp-ddr): apply Max CDD values for warm boot
Timing CFG 0 and Timing CFG 4 are ddr controller registers that have been affected by 1d phy training during cold boot. They are needed to be stored and restored along with phy training values.
Signed-off-by: Maninder Singh <maninder.singh_1@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I29c55256e74456515aaeb098e2e0e3475697a466
show more ...
|
| fa010569 | 21-Feb-2022 |
Maninder Singh <maninder.singh_1@nxp.com> |
fix(nxp-ddr): use CDDWW for write to read delay
we need to apply the value of CDD write to write for the write to read CDD delay calculations. Since the current implementation always provide a negat
fix(nxp-ddr): use CDDWW for write to read delay
we need to apply the value of CDD write to write for the write to read CDD delay calculations. Since the current implementation always provide a negative value of CDDwr so a value of zero was selected.
Signed-off-by: Maninder Singh <maninder.singh_1@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I6829997d2ea6ba6cddaaab8332b82b8c66752d7e
show more ...
|
| 981b9dcb | 14-Nov-2022 |
Yann Gautier <yann.gautier@st.com> |
refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE
The code managing legacy boot (without FIP) that was under STM32MP_USE_STM32IMAGE flag is remove.
Change-Id: I04452453ed84567b0de39e900594a81526562
refactor(stm32mp1): remove STM32MP_USE_STM32IMAGE
The code managing legacy boot (without FIP) that was under STM32MP_USE_STM32IMAGE flag is remove.
Change-Id: I04452453ed84567b0de39e900594a81526562259 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| 87dfbd71 | 05-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
refactor(stm32mp1): remove authentication using STM32 image mode
Remove deprecated authentication mode to use the FIP authentication based on TBBR requirements. It will use the new crypto library.
refactor(stm32mp1): remove authentication using STM32 image mode
Remove deprecated authentication mode to use the FIP authentication based on TBBR requirements. It will use the new crypto library.
Change-Id: I95c7baa64ba42c370ae136f59781f2a7a4c7f507 Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| ed38366f | 23-Dec-2020 |
Nicolas Toromanoff <nicolas.toromanoff@st.com> |
fix(auth): correct sign-compare warning
Correct the warning due to comparison between signed and unsigned variable.
drivers/auth/mbedtls/mbedtls_x509_parser.c: In function 'get_ext': drivers/auth/m
fix(auth): correct sign-compare warning
Correct the warning due to comparison between signed and unsigned variable.
drivers/auth/mbedtls/mbedtls_x509_parser.c: In function 'get_ext': drivers/auth/mbedtls/mbedtls_x509_parser.c:120:30: error: comparison of integer expressions of different signedness: 'int' and 'size_t' {aka 'unsigned int'} [-Werror=sign-compare] 120 | if ((oid_len == strlen(oid_str)) && !strcmp(oid, oid_str)) { | ^~
Change-Id: Ic12527f5f92a34e925bee3047c168eacf5e99d8a Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com>
show more ...
|
| 40f9f644 | 09-Nov-2020 |
Nicolas Toromanoff <nicolas.toromanoff@st.com> |
feat(auth): allow to verify PublicKey with platform format PK
In some platform the digest of the public key saved in the OTP is not the digest of the exact same public key buffer needed to check the
feat(auth): allow to verify PublicKey with platform format PK
In some platform the digest of the public key saved in the OTP is not the digest of the exact same public key buffer needed to check the signature. Typically, platform checks signature using the DER ROTPK whereas some others add some related information. Add a new platform weak function to transform the public key buffer used by verify_signature to a platform specific public key.
Mark this new weak function as deprecated as it will be replaced by another framework implementation.
Change-Id: I71017b41e3eca9398cededf317ad97e9b511be5f Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| 6b5fc192 | 04-Oct-2022 |
Lionel Debieve <lionel.debieve@foss.st.com> |
feat(st-crypto): remove BL32 HASH driver usage
Remove unused mode for HASH driver. The driver will only be used in BL2 scope.
Change-Id: I1fce09cdaa9da0c11554ac5f73433b4bee776011 Signed-off-by: Lio
feat(st-crypto): remove BL32 HASH driver usage
Remove unused mode for HASH driver. The driver will only be used in BL2 scope.
Change-Id: I1fce09cdaa9da0c11554ac5f73433b4bee776011 Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| af8dee20 | 18-Apr-2019 |
Yann Gautier <yann.gautier@st.com> |
feat(st-crypto): add STM32 RNG driver
This driver manages the STM32 Random Number Generator peripheral.
Change-Id: I4403ebb2dbdaa8df993a4413f1ef48eeba00427c Signed-off-by: Yann Gautier <yann.gautie
feat(st-crypto): add STM32 RNG driver
This driver manages the STM32 Random Number Generator peripheral.
Change-Id: I4403ebb2dbdaa8df993a4413f1ef48eeba00427c Signed-off-by: Yann Gautier <yann.gautier@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| 4bb4e836 | 18-Sep-2020 |
Nicolas Toromanoff <nicolas.toromanoff@st.com> |
feat(st-crypto): add AES decrypt/auth by SAES IP
Add code to be able to use STMicroelectronics SAES IP. This driver can manage many AES algorithms (CBC, ECB, CCM, GCM). It will be used by the authen
feat(st-crypto): add AES decrypt/auth by SAES IP
Add code to be able to use STMicroelectronics SAES IP. This driver can manage many AES algorithms (CBC, ECB, CCM, GCM). It will be used by the authenticated decryption framework (AES-GCM only).
Change-Id: Ibd4030719fb12877dcecd5d2c395d13b4b15c260 Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com>
show more ...
|
| b0fbc02a | 30-Sep-2020 |
Nicolas Toromanoff <nicolas.toromanoff@st.com> |
feat(st-crypto): add ECDSA signature check with PKA
Add code to be able to use STMicroelectronics PKA peripheral in the authentication framework.
Change-Id: Ifeafe84c68db483cd18674f2280576cc065f92e
feat(st-crypto): add ECDSA signature check with PKA
Add code to be able to use STMicroelectronics PKA peripheral in the authentication framework.
Change-Id: Ifeafe84c68db483cd18674f2280576cc065f92ee Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com>
show more ...
|
| 68039f2d | 22-Dec-2020 |
Nicolas Toromanoff <nicolas.toromanoff@st.com> |
feat(st-crypto): update HASH for new hardware version used in STM32MP13
Introduce new flag to manage hardware version. STM32MP15 currently uses the HASH_V2 and STM32MP13 uses the HASH_V4. For STM32_
feat(st-crypto): update HASH for new hardware version used in STM32MP13
Introduce new flag to manage hardware version. STM32MP15 currently uses the HASH_V2 and STM32MP13 uses the HASH_V4. For STM32_HASH_V4: remove MD5 algorithm (no more supported) and add SHA384 and SHA512.
For STM32_HASH_V2: no change.
Change-Id: I3a9ae9e38249a2421c657232cb0877004d04dae1 Signed-off-by: Nicolas Toromanoff <nicolas.toromanoff@st.com> Signed-off-by: Lionel Debieve <lionel.debieve@foss.st.com>
show more ...
|
| 7e6cee53 | 08-Nov-2022 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
build: warn about RSS driver experimental status
Change-Id: I93b7afe17395a94e1ec0ae09457eb2fd320d59a9 Signed-off-by: Sandrine Bailleux <sandrine.bailleux@arm.com> |
| cda12ab9 | 26-Oct-2022 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "fix(gicv3/multichip): fix overflow caused by left shift" into integration |
| 4e7983b7 | 20-Oct-2022 |
Joanna Farley <joanna.farley@arm.com> |
Merge "feat(ethos-n)!: add support for SMMU streams" into integration |
| c45d2feb | 12-Oct-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "fix(ufs): retry commands on unit attention" into integration |
| 6aea7624 | 29-Sep-2022 |
Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com> |
fix(gicv3/multichip): fix overflow caused by left shift
When spi_id_max is 5119, the expression `(spi_id_max - 4096U + 1U >> 5)` evaluates to 32 leading to undefined behavior when using it to left s
fix(gicv3/multichip): fix overflow caused by left shift
When spi_id_max is 5119, the expression `(spi_id_max - 4096U + 1U >> 5)` evaluates to 32 leading to undefined behavior when using it to left shift 1. Fix this undefined behavior.
Reported-by coverity scan: https://lists.trustedfirmware.org/archives/list/tf-a@lists.trustedfirmware.org/thread/RMB4U7COL6IONZWEGF2FWXOQ6FPDIT4U/
``` large_shift: In expression 1 << (spi_id_max - 4096U + 1U >> 5), left shifting by more than 31 bits has undefined behavior. The shift amount, spi_id_max - 4096U + 1U >> 5, is as much as 32. ```
Signed-off-by: Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com> Change-Id: I5e77a78b81a6d0367875e7ea432a82b6ba0e587c
show more ...
|
| 2c8f2a9a | 03-Oct-2022 |
Tamas Ban <tamas.ban@arm.com> |
fix(rss): determine the size of sw_type in RSS mboot metadata
Without setting the correct size of sw_type the metadata won't be propagated to RSS through rss_measured_boot_extend_measurement() API.
fix(rss): determine the size of sw_type in RSS mboot metadata
Without setting the correct size of sw_type the metadata won't be propagated to RSS through rss_measured_boot_extend_measurement() API.
Signed-off-by: Tamas Ban <tamas.ban@arm.com> Change-Id: I4066d4762689c96ac2ac8e8b8db5d2b1f108b550
show more ...
|
| e3a6fb84 | 16-Sep-2022 |
Tamas Ban <tamas.ban@arm.com> |
fix(rss): clear the message buffer
Clear the MHU message buffer to remove assets from memory.
Signed-off-by: Tamas Ban <tamas.ban@arm.com> Change-Id: I730e7b044eaf0bf517532a12146e4f542949544e |