| b2bca9eb | 01-Mar-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "smmuv3_fix" into integration
* changes: feat(smmu): separate out smmuv3_security_init from smmuv3_init feat(smmu): fix to perform INV_ALL before enabling GPC |
| 1c408d3c | 01-Mar-2024 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "imx8ulp_support" into integration
* changes: docs(maintainers): add the maintainers for imx8ulp docs(imx8ulp): add imx8ulp platform fix(imx8ulp): increase the mmap re
Merge changes from topic "imx8ulp_support" into integration
* changes: docs(maintainers): add the maintainers for imx8ulp docs(imx8ulp): add imx8ulp platform fix(imx8ulp): increase the mmap region num feat(imx8ulp): adjust the dram mapped region feat(imx8ulp): ddrc switch auto low power and software interface feat(imx8ulp): add some delay before cmc1 access feat(imx8ulp): add a flag check for the ddr status fix(imx8ulp): add sw workaround for csi/hotplug test hang feat(imx8ulp): adjust the voltage when sys dvfs enabled feat(imx8ulp): enable the DDR frequency scaling support fix(imx8ulp): fix suspend/resume issue when DBD owner is s400 only feat(imx8ulp): update XRDC for ELE to access DDR with CA35 DID feat(imx8ulp): add memory region policy feat(imx8ulp): protect TEE region for secure access only feat(imx8ulp): add trusty support feat(imx8ulp): add OPTEE support feat(imx8ulp): update the upower config for power optimization feat(imx8ulp): allow RTD to reset APD through MU feat(imx8ulp): not power off LPAV PD when LPAV owner is RTD feat(imx8ulp): add system power off support feat(imx8ulp): add APD power down mode(PD) support in system suspend feat(imx8ulp): add the basic support for idle & system suspned feat(imx8ulp): enable 512KB cache after resume on imx8ulp feat(imx8ulp): add the initial XRDC support feat(imx8ulp): allocated caam did for the non secure world feat(imx8ulp): add i.MX8ULP basic support build(changelog): add new scopes for nxp imx8ulp platform feat(scmi): add scmi sensor support
show more ...
|
| 37e81a60 | 02-Feb-2024 |
Sughosh Ganu <sughosh.ganu@linaro.org> |
style(partition): use GUID values for GPT partition fields
The GPT partition uses GUID values for identification of partition types and partitions. Change the relevant functions to use GUID values i
style(partition): use GUID values for GPT partition fields
The GPT partition uses GUID values for identification of partition types and partitions. Change the relevant functions to use GUID values instead of UUID's.
Change-Id: I30df66a8a02fb502e04b0285f34131b65977988e Signed-off-by: Sughosh Ganu <sughosh.ganu@linaro.org>
show more ...
|
| 26aab795 | 07-Feb-2024 |
Sughosh Ganu <sughosh.ganu@linaro.org> |
feat(fwu): add a function to obtain an alternate FWU bank to boot
Add a function fwu_get_alternate_boot_bank() to return a valid bank to boot from. This function can be called by a platform to get a
feat(fwu): add a function to obtain an alternate FWU bank to boot
Add a function fwu_get_alternate_boot_bank() to return a valid bank to boot from. This function can be called by a platform to get an alternate bank to try to boot the platform in the unlikely scenario of the active bank being in an invalid state, or if the number of times the platform boots in trial state exceeds a pre-set count.
Change-Id: I4bcd88e68e334c452882255bf028e01b090369d1 Signed-off-by: Sughosh Ganu <sughosh.ganu@linaro.org>
show more ...
|
| d2566cfb | 17-Jan-2024 |
Sughosh Ganu <sughosh.ganu@linaro.org> |
feat(fwu): add some sanity checks for the FWU metadata
Add some sanity checks on the values read from the FWU metadata structure. This ensures that values in the metadata structure are inline with c
feat(fwu): add some sanity checks for the FWU metadata
Add some sanity checks on the values read from the FWU metadata structure. This ensures that values in the metadata structure are inline with certain config symbol values.
Change-Id: Ic4415da9048ac3980f8f811ed7852beb90683f7d Signed-off-by: Sughosh Ganu <sughosh.ganu@linaro.org>
show more ...
|
| 56724d09 | 01-Feb-2024 |
Sughosh Ganu <sughosh.ganu@linaro.org> |
feat(fwu): modify the check for getting the FWU bank's state
The version 2 of the FWU metadata structure has a field bank_state in the top level of the structure which can be used to check if a give
feat(fwu): modify the check for getting the FWU bank's state
The version 2 of the FWU metadata structure has a field bank_state in the top level of the structure which can be used to check if a given bank is in the either of Trial State, Accepted State, or in an Invalid State. This is different from the binary states of Valid/Accepted States that the bank could be in, as defined in the earlier version of the specification.
Replace the fwu_is_trial_run_state() API with fwu_get_active_bank_state() to get the state the current active bank is in. The value returned by this API is then used by the caller to take appropriate action.
Change-Id: I764f486840a3713bfe5f8e03d0634bfe09b23590 Signed-off-by: Sughosh Ganu <sughosh.ganu@linaro.org>
show more ...
|
| 7a9e9f6e | 31-Jan-2024 |
laurenw-arm <lauren.wehrmeister@arm.com> |
feat(gpt): validate CRC of GPT partition entries
While loading partition entries, calculate CRC using tf_crc32() for each entry to find the full CRC value of the partition entry array.
The start of
feat(gpt): validate CRC of GPT partition entries
While loading partition entries, calculate CRC using tf_crc32() for each entry to find the full CRC value of the partition entry array.
The start of the GPT partition entry array is located at the LBA indicated by the partition entry array LBA field in the GPT header. The size of the partition entry array is indicated by the size of partition entry multiplied by the number of partition entries.
Compare the calculated CRC with the partition entry array CRC in the GPT header, error out if the values do not match.
Change-Id: I4bfed8cf903125c1ef3fac2f0f4c0fb87d63aa78 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| 17a261de | 31-Jan-2024 |
laurenw-arm <lauren.wehrmeister@arm.com> |
refactor(gpt): return header instead of part_lba
Alter the function parameter to pass the full GPT header to be filled instead of the starting LBA of the array of partion entries to load_partition_g
refactor(gpt): return header instead of part_lba
Alter the function parameter to pass the full GPT header to be filled instead of the starting LBA of the array of partion entries to load_partition_gpt()
Change-Id: Ib3dde62d5b9996e74157714634bea748bd3b55aa Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com>
show more ...
|
| e63819f2 | 21-Sep-2023 |
Jacky Bai <ping.bai@nxp.com> |
feat(scmi): add scmi sensor support
LF-4715-1 drivers: scmi-msg: add sensor support
Add scmi sensor support
Signed-off-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Jacky Bai <ping.bai@nxp.com> C
feat(scmi): add scmi sensor support
LF-4715-1 drivers: scmi-msg: add sensor support
Add scmi sensor support
Signed-off-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Jacky Bai <ping.bai@nxp.com> Change-Id: I810e270b138bf5486b32df121056bfa5103c129f
show more ...
|
| 13caddef | 26-Feb-2024 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "refactor(st-i2c): use fdt_read_uint32_default()" into integration |
| a23710b4 | 21-Dec-2023 |
Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com> |
feat(smmu): separate out smmuv3_security_init from smmuv3_init
Split the smmuv3_init() to separate smmuv3_security_init() from it in order to allow skipping the default deny policy on reset for cert
feat(smmu): separate out smmuv3_security_init from smmuv3_init
Split the smmuv3_init() to separate smmuv3_security_init() from it in order to allow skipping the default deny policy on reset for certain SMMUv3 implementations. Additionally, fix a couple of MISRA warnings.
Signed-off-by: Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com> Signed-off-by: Vivek Gautam <vivek.gautam@arm.com> Change-Id: I2127943e709dd1ded34145bd022c930e351bbb4a
show more ...
|
| 70d849c1 | 14-Dec-2023 |
Vivek Gautam <vivek.gautam@arm.com> |
feat(smmu): fix to perform INV_ALL before enabling GPC
The SMMU_S_INIT register definition in the Arm SMMUv3 specification says that if SMMUv3 has REALM_IMPL == 1 then it is root firmware’s responsi
feat(smmu): fix to perform INV_ALL before enabling GPC
The SMMU_S_INIT register definition in the Arm SMMUv3 specification says that if SMMUv3 has REALM_IMPL == 1 then it is root firmware’s responsibility to write to INV_ALL before enabling granule protection checks. So fix this flow during smmuv3 init.
Signed-off-by: Vivek Gautam <vivek.gautam@arm.com> Change-Id: Ied9325e1658950c04f06c62485eeab3f28ca1285
show more ...
|
| 74ac476c | 20-Feb-2024 |
Rohit Ner <rohitner@google.com> |
chore(ufs): refactor ufs_get_device_info
Use dedicated function to read device descriptor
Signed-off-by: Rohit Ner <rohitner@google.com> Change-Id: Ifb90659db7789f33a2b7b01e6eab049395b7fc52 |
| 02088b64 | 15-Feb-2024 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge changes from topic "mb/tc-model-update" into integration
* changes: docs: update FVP TC2 model version and build (11.23/17) fix(tc): increase BL2 maximum size limit refactor(tc): update
Merge changes from topic "mb/tc-model-update" into integration
* changes: docs: update FVP TC2 model version and build (11.23/17) fix(tc): increase BL2 maximum size limit refactor(tc): update platform tests feat(rss): add defines for 'type' range and use them in psa_call() feat(rss): adjust parameter packing to match TF-M changes refactor(tc): remap console logs
show more ...
|
| 002b1060 | 08-Sep-2023 |
David Vincze <david.vincze@arm.com> |
feat(rss): add defines for 'type' range and use them in psa_call()
Update the 'type' parameter checking according to changes on RSS's (TF-M) side: 40b09ba1 [1]
[1]: https://git.trustedfirmware.org/
feat(rss): add defines for 'type' range and use them in psa_call()
Update the 'type' parameter checking according to changes on RSS's (TF-M) side: 40b09ba1 [1]
[1]: https://git.trustedfirmware.org/TF-M/trusted-firmware-m.git/commit/?id=40b09ba1e4a7a4f726f98700eab7e4e4d8e95dcf
Change-Id: I8487e8ab24aa2dd080b5bb8f2f5c7e8fc15cf211 Signed-off-by: David Vincze <david.vincze@arm.com>
show more ...
|
| 5abcc839 | 07-Sep-2023 |
David Vincze <david.vincze@arm.com> |
feat(rss): adjust parameter packing to match TF-M changes
Adjust the parameter packing scheme in RSS communication to align with changes made in TF-M: 3be6c395 [1]
[1]: https://git.trustedfirmware.
feat(rss): adjust parameter packing to match TF-M changes
Adjust the parameter packing scheme in RSS communication to align with changes made in TF-M: 3be6c395 [1]
[1]: https://git.trustedfirmware.org/TF-M/trusted-firmware-m.git/commit/?id=3be6c3954b94f000cdcf7575bd4c18f57b3492f8
Change-Id: Ief38f96ab991d1125b37adfced5ffafc39e754a0 Signed-off-by: David Vincze <david.vincze@arm.com>
show more ...
|
| 8d1a04bd | 08-May-2023 |
Tamas Ban <tamas.ban@arm.com> |
refactor(css): support multiple SDS regions
Extend the SDS driver to be able to handle multiple SDS regions: - AP-SCP - AP-RSS
Change-Id: Id303840b248c383b3f960227cbf6333d1cc75e65 Signed-off-by:
refactor(css): support multiple SDS regions
Extend the SDS driver to be able to handle multiple SDS regions: - AP-SCP - AP-RSS
Change-Id: Id303840b248c383b3f960227cbf6333d1cc75e65 Signed-off-by: Tamas Ban <tamas.ban@arm.com> Signed-off-by: David Vincze <david.vincze@arm.com>
show more ...
|
| e790ba99 | 09-Feb-2024 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "refactor(gicv3): introducing is_valid_interrupt, a new helper utility" into integration |
| 771a0715 | 08-Feb-2024 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "ADD_DELAY_IN_POLLING_SCMI" into integration
* changes: fix(scmi): induce a delay in monitoring SCMI channel status feat(css): initialise generic timer early in the boot |
| 8d449929 | 02-Jan-2024 |
Sona Mathew <sonarebecca.mathew@arm.com> |
refactor(gicv3): introducing is_valid_interrupt, a new helper utility
In gicv3_main.c the function is_sgi_ppi() returns true when its sgi/ppi or false when the interrupt number matches an spi interr
refactor(gicv3): introducing is_valid_interrupt, a new helper utility
In gicv3_main.c the function is_sgi_ppi() returns true when its sgi/ppi or false when the interrupt number matches an spi interrupt. Introducing a new API is_valid_interrupt() which validates if an interrupt number matches SGI/PPI or SPI as a valid interrupt, any other interrupt number is considered invalid and panics.
Change-Id: Idce8f5432a94c8d300b9408cf5b2502c60e13318 Signed-off-by: Sona Mathew <sonarebecca.mathew@arm.com>
show more ...
|
| f754bd46 | 06-Dec-2023 |
Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com> |
fix(rss): fix bound check during protocol selection
Fix the wrong placement of the closing parenthesis in the second condition check that resulted in the incorrect calculation of the MHU message siz
fix(rss): fix bound check during protocol selection
Fix the wrong placement of the closing parenthesis in the second condition check that resulted in the incorrect calculation of the MHU message size. Also, format the code for readability.
Signed-off-by: Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com> Change-Id: I0e012f3ff00bae2dfc12cdb1c2c636fc6c0a0b55
show more ...
|
| 5cd10848 | 29-Mar-2023 |
Sathyam Panda <sathyam.panda@arm.com> |
fix(mhuv2): provide only the usable size of memory
The function mhu_get_max_message_size() for MHUv2 should return only the available memory for use after considering all the overheads for its own u
fix(mhuv2): provide only the usable size of memory
The function mhu_get_max_message_size() for MHUv2 should return only the available memory for use after considering all the overheads for its own use.
Signed-off-by: Sathyam Panda <sathyam.panda@arm.com> Signed-off-by: Vijayenthiran Subramaniam <vijayenthiran.subramaniam@arm.com> Change-Id: I14ad16e8f4b781e396bca6173077513db74157d5
show more ...
|
| af1ac2d7 | 18-Jan-2024 |
Pranav Madhu <pranav.madhu@arm.com> |
fix(scmi): induce a delay in monitoring SCMI channel status
Reading the SCMI mailbox status in polling mode causes a burst of bus accesses. On certain platforms, this would not be ideal as the share
fix(scmi): induce a delay in monitoring SCMI channel status
Reading the SCMI mailbox status in polling mode causes a burst of bus accesses. On certain platforms, this would not be ideal as the shared bus on the CPU subsystem might cause contentions across all the CPUs. So allow platforms to specify a delay to be introduced while polling.
Change-Id: Ib90ad7b5954854071cfd543f4a27a178dde3d5c6 Signed-off-by: Pranav Madhu <pranav.madhu@arm.com>
show more ...
|
| 0d136806 | 29-Jan-2024 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "st-bsec3" into integration
* changes: feat(stm32mp2): add BSEC and OTP support feat(st-bsec): add driver for the new IP version BSEC3 |
| d4a770a9 | 23-Jan-2024 |
Sandrine Bailleux <sandrine.bailleux@arm.com> |
Merge "fix(intel): update nand driver to match GHRD design" into integration |