| #
34b139e9 |
| 14-Apr-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "fix(tsp): use %u to display unsigned values" into integration
|
| #
3b06438d |
| 05-Jun-2024 |
Yann Gautier <yann.gautier@foss.st.com> |
fix(tsp): use %u to display unsigned values
When enabling -Wformat-signedness option, several warnings occur when compiling TSP. For example: bl32/tsp/tsp_main.c: In function 'tsp_main': include/com
fix(tsp): use %u to display unsigned values
When enabling -Wformat-signedness option, several warnings occur when compiling TSP. For example: bl32/tsp/tsp_main.c: In function 'tsp_main': include/common/debug.h:47:41: error: format '%d' expects argument of type 'int', but argument 3 has type 'uint32_t' {aka 'unsigned int'} [-Werror=format=] 47 | #define LOG_MARKER_INFO "\x28" /* 40 */ | ^~~~~~ include/common/debug.h:83:32: note: in expansion of macro 'LOG_MARKER_INFO' 83 | # define INFO(...) tf_log(LOG_MARKER_INFO __VA_ARGS__) | ^~~~~~~~~~~~~~~ bl32/tsp/tsp_main.c:48:9: note: in expansion of macro 'INFO' 48 | INFO("TSP: cpu 0x%lx: %d smcs, %d erets %d cpu on requests\n", | ^~~~
Use %u instead of %d to correct that (or PRIu64 instead of PRId64).
Change-Id: I50b4626d2090350c647bc9fd11a4d1bc174a4ee0 Signed-off-by: Yann Gautier <yann.gautier@st.com>
show more ...
|
| #
51217398 |
| 08-Nov-2024 |
Govindraj Raja <govindraj.raja@arm.com> |
Merge "feat(cm): test integrity of el1_ctx registers" into integration
|
| #
7623e085 |
| 11-Sep-2024 |
Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> |
feat(cm): test integrity of el1_ctx registers
* This patch adds support to tsp (BL32) Image, to exercise EL1_context registers at S-EL1.
* Adds a SMC function ID "MODIFY_EL1_CTX" to handle EL1_CT
feat(cm): test integrity of el1_ctx registers
* This patch adds support to tsp (BL32) Image, to exercise EL1_context registers at S-EL1.
* Adds a SMC function ID "MODIFY_EL1_CTX" to handle EL1_CTX registers at S-EL1 and overwrite them.
Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> Change-Id: Id4f2b3b748f7bc9e6c9d72a2f03d50aefbfb61cb
show more ...
|
| #
ee9cfacc |
| 07-May-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "makefile-cleanup" into integration
* changes: build: improve diagnostics for unrecognized toolchain tools build(rzg): separate BL2 and BL31 SREC generation build(rcar
Merge changes from topic "makefile-cleanup" into integration
* changes: build: improve diagnostics for unrecognized toolchain tools build(rzg): separate BL2 and BL31 SREC generation build(rcar): separate BL2 and BL31 SREC generation build: separate preprocessing from DTB compilation build: remove `MAKE_BUILD_STRINGS` function
show more ...
|
| #
758ccb80 |
| 08-Mar-2024 |
Chris Kay <chris.kay@arm.com> |
build: remove `MAKE_BUILD_STRINGS` function
This function causes the build message to be generated and compiled in two different ways, with one way done inside `build_macros.mk` and the other done i
build: remove `MAKE_BUILD_STRINGS` function
This function causes the build message to be generated and compiled in two different ways, with one way done inside `build_macros.mk` and the other done inside `windows.mk`, mostly because it's done by generating the C file on the command line.
We can instead replace this whole build message generation sequence with a simple standard C compilation command and a normal C file.
Change-Id: I8bc136380c9585ddeec9a11154ee39ef70526f81 Signed-off-by: Chris Kay <chris.kay@arm.com>
show more ...
|
| #
eee0ec48 |
| 26-Mar-2024 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "mte_fixes" into integration
* changes: build(changelog): move mte to mte2 refactor(mte): remove mte, mte_perm
|
| #
c282384d |
| 07-Mar-2024 |
Govindraj Raja <govindraj.raja@arm.com> |
refactor(mte): remove mte, mte_perm
Currently both FEAT_MTE and FEAT_MTE_PERM aren't used for enabling of any feature bits in EL3. So remove both FEAT handling.
All mte regs that are currently cont
refactor(mte): remove mte, mte_perm
Currently both FEAT_MTE and FEAT_MTE_PERM aren't used for enabling of any feature bits in EL3. So remove both FEAT handling.
All mte regs that are currently context saved/restored are needed only when FEAT_MTE2 is enabled, so move to usage of FEAT_MTE2 and remove FEAT_MTE usage.
BREAKING CHANGE: Any platform or downstream code trying to use SCR_EL3.ATA bit(26) will see failures as this is now moved to be used only with FEAT_MTE2 with commit@ef0d0e5478a3f19cbe70a378b9b184036db38fe2
Change-Id: Id01e154156571f7792135639e17dc5c8d0e17cf8 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
show more ...
|
| #
eb889865 |
| 12-Feb-2024 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge "feat(mte): add mte2 feat" into integration
|
| #
8e397889 |
| 26-Jan-2024 |
Govindraj Raja <govindraj.raja@arm.com> |
feat(mte): add mte2 feat
Add support for feat mte2. tfsr_el2 is available only with mte2, however currently its context_save/restore is done with mte rather than mte2, so introduce 'is_feat_mte2_sup
feat(mte): add mte2 feat
Add support for feat mte2. tfsr_el2 is available only with mte2, however currently its context_save/restore is done with mte rather than mte2, so introduce 'is_feat_mte2_supported' to check mte2.
Change-Id: I108d9989a8f5b4d1d2f3b9865a914056fa566cf2 Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
show more ...
|
| #
61dfdfd4 |
| 24-Jan-2024 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "refactor(mte): deprecate CTX_INCLUDE_MTE_REGS" into integration
|
| #
0a33adc0 |
| 21-Dec-2023 |
Govindraj Raja <govindraj.raja@arm.com> |
refactor(mte): deprecate CTX_INCLUDE_MTE_REGS
Currently CTX_INCLUDE_MTE_REGS is used for dual purpose, to enable allocation tags register and to context save and restore them and also to check if mt
refactor(mte): deprecate CTX_INCLUDE_MTE_REGS
Currently CTX_INCLUDE_MTE_REGS is used for dual purpose, to enable allocation tags register and to context save and restore them and also to check if mte feature is available.
To make it more meaningful, remove CTX_INCLUDE_MTE_REGS and introduce FEAT_MTE. This would enable allocation tags register when FEAT_MTE is enabled and also supported from platform.
Also arch features can be conditionally enabled disabled based on arch version from `make_helpers/arch_features.mk`
Change-Id: Ibdd2d43874634ad7ddff93c7edad6044ae1631ed Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
show more ...
|
| #
60df3d75 |
| 25-May-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "fix(tsp): flush uart console" into integration
|
| #
ae074b36 |
| 22-May-2023 |
Govindraj Raja <govindraj.raja@arm.com> |
fix(tsp): flush uart console
tsp uses uart2 and is printing some init messages in main, but in certain situations we may exit tsp and may not have flushed uart data, this could later land in uart fi
fix(tsp): flush uart console
tsp uses uart2 and is printing some init messages in main, but in certain situations we may exit tsp and may not have flushed uart data, this could later land in uart fifo overflow or random corruption.
Time to time we have seen a character corruption on uart2 arising out of logs from tsp main.
So flush console messages from tsp_main before leaving the function. This is inline with our uart usage strategy across TF-A as most entry _main function ensures uart console is flushed before exit.
The console flush is harmless and should fix the potential character corruption if it was due to tsp_main negligence.
But we cannot also rule out that it could be a potential FVP-UART problem, but that's quite unlikely and further CI daily's will give us a idea if this fixes the character corruption seen or we may need stress test FVP-UART which maybe corrupting character in certain circumstances.
Signed-off-by: Govindraj Raja <govindraj.raja@arm.com> Change-Id: I300c6b71c00fa92b8b97b3e77ea936b393d0f7b5
show more ...
|
| #
0df3824b |
| 25-Apr-2023 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "refactor(cpufeat): enable FEAT_DIT for FEAT_STATE_CHECKED" into integration
|
| #
88727fc3 |
| 26-Jan-2023 |
Andre Przywara <andre.przywara@arm.com> |
refactor(cpufeat): enable FEAT_DIT for FEAT_STATE_CHECKED
At the moment we only support FEAT_DIT to be either unconditionally compiled in, or to be not supported at all.
Add support for runtime det
refactor(cpufeat): enable FEAT_DIT for FEAT_STATE_CHECKED
At the moment we only support FEAT_DIT to be either unconditionally compiled in, or to be not supported at all.
Add support for runtime detection (ENABLE_DIT=2), by splitting is_armv8_4_dit_present() into an ID register reading function and a second function to report the support status. That function considers both build time settings and runtime information (if needed).
We use ENABLE_DIT in two occassions in assembly code, where we just set the DIT bit in the DIT system register. Protect those two cases by reading the CPU ID register when ENABLE_DIT is set to 2.
Change the FVP platform default to the now supported dynamic option (=2), so the right decision can be made by the code at runtime.
Change-Id: I506d352f18e23c60db8cdf08edb449f60adbe098 Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|
| #
0c0bab0c |
| 25-Aug-2022 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge changes from topic "ffa_el3_spmc" into integration
* changes: feat(tsp): enable test cases for EL3 SPMC feat(tsp): increase stack size for tsp feat(tsp): add ffa_helpers to enable more F
Merge changes from topic "ffa_el3_spmc" into integration
* changes: feat(tsp): enable test cases for EL3 SPMC feat(tsp): increase stack size for tsp feat(tsp): add ffa_helpers to enable more FF-A functionality
show more ...
|
| #
15ca1ee3 |
| 23-Dec-2021 |
Marc Bonnici <marc.bonnici@arm.com> |
feat(tsp): enable test cases for EL3 SPMC
Introduce initial test cases to the TSP which are designed to be exercised by the FF-A Test Driver in the Normal World. These have been designed to test bas
feat(tsp): enable test cases for EL3 SPMC
Introduce initial test cases to the TSP which are designed to be exercised by the FF-A Test Driver in the Normal World. These have been designed to test basic functionality of the EL3 SPMC.
These tests currently ensure the following functionality: - Partition discovery. - Direct messaging. - Communication with a Logical SP. - Memory Sharing and Lending ABIs - Sharing of contiguous and non-contiguous memory regions. - Memory region descriptors spread of over multiple invocations.
Signed-off-by: Marc Bonnici <marc.bonnici@arm.com> Signed-off-by: Shruti Gupta <shruti.gupta@arm.com> Change-Id: Iaee4180aa18d6b7ac7b53685c6589f0ab306e876
show more ...
|
| #
19037a71 |
| 24-Aug-2022 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge changes from topic "ffa_el3_spmc" into integration
* changes: feat(tsp): add FF-A support to the TSP feat(fvp/tsp_manifest): add example manifest for TSP fix(spmc): fix relinquish valida
Merge changes from topic "ffa_el3_spmc" into integration
* changes: feat(tsp): add FF-A support to the TSP feat(fvp/tsp_manifest): add example manifest for TSP fix(spmc): fix relinquish validation check
show more ...
|
| #
4a8bfdb9 |
| 04-Oct-2021 |
Achin Gupta <achin.gupta@arm.com> |
feat(tsp): add FF-A support to the TSP
This patch adds the FF-A programming model in the test secure payload to ensure that it can be used to test the following spec features.
1. SP initialisation
feat(tsp): add FF-A support to the TSP
This patch adds the FF-A programming model in the test secure payload to ensure that it can be used to test the following spec features.
1. SP initialisation on the primary and secondary cpus. 2. An event loop to receive direct requests and respond with direct responses. 3. Ability to receive messages that indicate power on and off of a cpu. 4. Ability to handle a secure interrupt.
Signed-off-by: Achin Gupta <achin.gupta@arm.com> Signed-off-by: Marc Bonnici <marc.bonnici@arm.com> Signed-off-by: Shruti <shruti.gupta@arm.com> Change-Id: I81cf744904d5cdc0b27862b5e4bc6f2cfe58a13a
show more ...
|
| #
94ac06ed |
| 09-Feb-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "db/exception_pstate" into integration
* changes: test(el3-runtime): dit is retained on world switch fix(el3-runtime): set unset pstate bits to default refactor(el3-ru
Merge changes from topic "db/exception_pstate" into integration
* changes: test(el3-runtime): dit is retained on world switch fix(el3-runtime): set unset pstate bits to default refactor(el3-runtime): add prepare_el3_entry func
show more ...
|
| #
4d482156 |
| 22-Oct-2021 |
Daniel Boulby <daniel.boulby@arm.com> |
test(el3-runtime): dit is retained on world switch
Add tsp service to check the value of the PSTATE DIT bit is as expected and toggle it's value. This is used to ensure that the DIT bit is maintaine
test(el3-runtime): dit is retained on world switch
Add tsp service to check the value of the PSTATE DIT bit is as expected and toggle it's value. This is used to ensure that the DIT bit is maintained during a switch from the Normal to Secure worlds and back.
Change-Id: I4e8bdfa6530e5e75925c0079d4fa2795133c5105 Signed-off-by: Daniel Boulby <daniel.boulby@arm.com>
show more ...
|
| #
28623c10 |
| 08-Nov-2021 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "fix: libc: use long for 64-bit types on aarch64" into integration
|
| #
4ce3e99a |
| 25-Aug-2020 |
Scott Branden <scott.branden@broadcom.com> |
fix: libc: use long for 64-bit types on aarch64
Use long instead of long long on aarch64 for 64_t stdint types. Introduce inttypes.h to properly support printf format specifiers for fixed width type
fix: libc: use long for 64-bit types on aarch64
Use long instead of long long on aarch64 for 64_t stdint types. Introduce inttypes.h to properly support printf format specifiers for fixed width types for such change.
Change-Id: I0bca594687a996fde0a9702d7a383055b99f10a1 Signed-off-by: Scott Branden <scott.branden@broadcom.com>
show more ...
|
| #
730495c7 |
| 18-Nov-2020 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "TSP: Fix GCC 11.0.0 compilation error." into integration
|