History log of /optee_os/core/arch/ (Results 3976 – 4000 of 4031)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
55d0a3cf30-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

Remove some assembly files

Removes kta_table_unpg_asm.S,
Remove tee_pager_unpg_asm.S
Removes tee_mmu_unpg_asm.S
* Replaces assembly implementation of tee_mmu_switch()
with a C version
* Replaces c

Remove some assembly files

Removes kta_table_unpg_asm.S,
Remove tee_pager_unpg_asm.S
Removes tee_mmu_unpg_asm.S
* Replaces assembly implementation of tee_mmu_switch()
with a C version
* Replaces calls to tee_mmu_invtlb_asid with
secure_mmu_unifiedtlbinv_byasid

Reviewed-by: Etienne Carriere <etienne.carriere@st.com>
Reviewed-by: Pascal Brand <pascal.brand@linaro.org>

show more ...

6a0b900829-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

Optimize mmu handling

Previously there was two complete L1 mmu tables where one was only
used when kernel mapping was active and the other when user mapping
was active too. In addition to that there

Optimize mmu handling

Previously there was two complete L1 mmu tables where one was only
used when kernel mapping was active and the other when user mapping
was active too. In addition to that there was several sets of L2 mmu
tables which where unused.

Now there's only one complete L1 mmu table shared by all CPUs. There's
one small L1 mmu table for each thread used to keep user mappings. The
small L1 mmu tables takes each 128 bytes and can spans 32 MiB of
virtual memory.

This change saves memory ~32 KiB, but also prepares for multiprocessing
since each thread has its own user mapping.

Due to the change of mmu table handling many low level assembly and C
functions are changed, and some even removed.

Reviewed-by: Etienne Carriere <etienne.carriere@st.com>
Reviewed-by: Pascal Brand <pascal.brand@linaro.org>

show more ...

cb077f5c01-Oct-2014 Jens Wiklander <jens.wiklander@linaro.org>

thread: check cpsr after fast handler

Asserts that a fast handler hasn't cleared the I, F or A bits
in CPSR.

Reviewed-by: Etienne Carriere <etienne.carriere@st.com>
Reviewed-by: Pascal Brand <pasca

thread: check cpsr after fast handler

Asserts that a fast handler hasn't cleared the I, F or A bits
in CPSR.

Reviewed-by: Etienne Carriere <etienne.carriere@st.com>
Reviewed-by: Pascal Brand <pascal.brand@linaro.org>

show more ...

6d3e61e018-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

plat-vexpress: add qemu_virt flavor

Reviewed-by: Etienne Carriere <etienne.carriere@st.com>
Reviewed-by: Pascal Brand <pascal.brand@linaro.org>

e8b55cb208-Oct-2014 etienne carriere <etienne.carriere@st.com>

various minor cleanups

- Remove unused assembly routines "secure_mmu_xxx".
- arm32/plat-stm:
. move platform stm definitions of CFG_TEE_xxx configs from conf.mk to
system_config.in
. emit er

various minor cleanups

- Remove unused assembly routines "secure_mmu_xxx".
- arm32/plat-stm:
. move platform stm definitions of CFG_TEE_xxx configs from conf.mk to
system_config.in
. emit error in case some configuration variables are not defined
.Remove deprecated macro _USE_SLAPORT_LIB
- Comment message format

Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
Tested-by: Pascal Brand <pascal.brand@linaro.org>

show more ...

e46048ea15-Oct-2014 Jerome Forissier <jerome.forissier@linaro.org>

plat-vexpress: build with -mfloat-abi=soft

OP-TEE on plat-vexpress does not support Neon. This patch prevents generating
Neon instructions when the cross-compiler is configured to use
'-mfloat-abi=h

plat-vexpress: build with -mfloat-abi=soft

OP-TEE on plat-vexpress does not support Neon. This patch prevents generating
Neon instructions when the cross-compiler is configured to use
'-mfloat-abi=hard' by default (such as arm-linux-gnueabihf-gcc).

Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org>
Reviewed-by: Pascal Brand <pascal.brand@linaro.org>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

636eedfe13-Oct-2014 Pascal Brand <pascal.brand@st.com>

Time initialization performed in init_teecore()

Time initialization was performed in specific platform initialization
main_init_helper() function. It is now performed in the generic arm32
initializa

Time initialization performed in init_teecore()

Time initialization was performed in specific platform initialization
main_init_helper() function. It is now performed in the generic arm32
initialization init_teecore() function.

Signed-off-by: Pascal Brand <pascal.brand@st.com>
Reviewed-by: Joakim Bech joakim.bech@linaro.org
Reviewed-by: Jens Wiklander jens.wiklander@linaro.org

show more ...

ff7b126310-Oct-2014 Pascal Brand <pascal.brand@st.com>

Remove SW version of the RNG which is not secure enough

Reviewed-by: Jens Wiklander jens.wiklander@linaro.org
Signed-off-by: Pascal Brand <pascal.brand@st.com>

267163b309-Oct-2014 Pascal Brand <pascal.brand@st.com>

CFG_TEE_CORE_LOG_LEVEL=0 DEBUG=0 is now up in Travis

Reviewed-by: Jens Wiklander jens.wiklander@linaro.org
Signed-off-by: Pascal Brand <pascal.brand@st.com>

d7aeef8d09-Oct-2014 Pascal Brand <pascal.brand@st.com>

Drivers gic and uart are optional

Platforms stm do not use gic and uart drivers, whereas vexpress (fvp / qemu)
does. So the conf.mk of the latter case defines the following:
WITH_UART_DRV := y

Drivers gic and uart are optional

Platforms stm do not use gic and uart drivers, whereas vexpress (fvp / qemu)
does. So the conf.mk of the latter case defines the following:
WITH_UART_DRV := y
WITH_GIC_DRV := y

Reviewed-by: Joakim Bech joakim.bech@linaro.org
Reviewed-by: Jens Wiklander jens.wiklander@linaro.org
Signed-off-by: Pascal Brand <pascal.brand@st.com>

show more ...

afcee04009-Oct-2014 Pascal Brand <pascal.brand@st.com>

"Dirty tests" renamed in "self tests"

Reviewed-by: Jens Wiklander jens.wiklander@linaro.org
Reviewed-by: Joakim Bech joakim.bech@linaro.org
Signed-off-by: Pascal Brand <pascal.brand@st.com>

ff97306f26-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

fvp: enable uart1 fiq

Configures UART1/GIC to generate a FIQ when there's input on
UART1.

8985099821-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

Clean tz_proc.S

* Removes some unused functions
* Converts a few mcr/mrc instructions to use macros from
arm32_macros.S instead.

9d7c2df821-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

tee_mmu_is_mapped cleanup

035cf5cc21-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

Remove unused global variable

ed8c560121-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

Remove unused functions

48170c8208-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

teesmc: cleanup teesmc.h

9f9009c308-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

teesmc: sync with ARM Trusted Firmware

eb52990418-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

Remove unused tee_sleep_services.*

cebdec5118-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

Reenable warnings for all non-3rd party code

* Reenables warnings for all non-3rd party code
* Renames dprintf macro to dprintf_level

0e692b7829-Aug-2014 Jens Wiklander <jens.wiklander@linaro.org>

Fix strict-aliasing for DEBUG=0

860a0cc618-Sep-2014 Jens Wiklander <jens.wiklander@linaro.org>

Fix problem with finding static TA with DEBUG=0

fb4a92f108-Oct-2014 Pascal Brand <pascal.brand@st.com>

Minor updates and cleanup

5262835417-Sep-2014 Jerome Forissier <jerome.forissier@linaro.org>

Trace syscall entry when CFG_TEE_CORE_LOG_LEVEL == TRACE_FLOW (5)

29f1a45d29-Aug-2014 Jens Wiklander <jens.wiklander@linaro.org>

Add generation of memory usage report of tee.elf

1...<<151152153154155156157158159160>>...162