xref: /utopia/UTPA2-700.0.x/mxlib/include/drvNDSRASP.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// file   drvRASP.h
98*53ee8cc1Swenshuai.xi /// @brief  RASP Driver Interface
99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor,Inc.
100*53ee8cc1Swenshuai.xi /// @attention
101*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////////////////////////
102*53ee8cc1Swenshuai.xi 
103*53ee8cc1Swenshuai.xi #ifndef _DRVRASP_H_
104*53ee8cc1Swenshuai.xi #define _DRVRASP_H_
105*53ee8cc1Swenshuai.xi 
106*53ee8cc1Swenshuai.xi #ifdef __cplusplus
107*53ee8cc1Swenshuai.xi extern "C"
108*53ee8cc1Swenshuai.xi {
109*53ee8cc1Swenshuai.xi #endif
110*53ee8cc1Swenshuai.xi 
111*53ee8cc1Swenshuai.xi #include "UFO.h"
112*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
113*53ee8cc1Swenshuai.xi //  Define
114*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
115*53ee8cc1Swenshuai.xi #define RASP_PIDFLT_START_NUM        0
116*53ee8cc1Swenshuai.xi #define RASP_PIDFLT_END_NUM          24
117*53ee8cc1Swenshuai.xi 
118*53ee8cc1Swenshuai.xi #define RASP_PIDFLT_NUM_ALL          24
119*53ee8cc1Swenshuai.xi 
120*53ee8cc1Swenshuai.xi #define RASP_ECMFLT_START_NUM        0
121*53ee8cc1Swenshuai.xi #define RASP_ECMFLT_END_NUM          6
122*53ee8cc1Swenshuai.xi 
123*53ee8cc1Swenshuai.xi #define RASP_ECMFLT_NUM_ALL          6
124*53ee8cc1Swenshuai.xi 
125*53ee8cc1Swenshuai.xi #ifdef HW_PVR_ENABLE
126*53ee8cc1Swenshuai.xi     #define PVR_PIDFLT_START_NUM        0
127*53ee8cc1Swenshuai.xi     #define PVR_PIDFLT_END_NUM          16
128*53ee8cc1Swenshuai.xi 
129*53ee8cc1Swenshuai.xi     #define PVR_PIDFLT_NUM_ALL          16
130*53ee8cc1Swenshuai.xi #endif //#endif HW_PVR_ENABLE
131*53ee8cc1Swenshuai.xi 
132*53ee8cc1Swenshuai.xi #define CALLBACK_SIZE_MIN               16//due to current MIU alignment's up to 16 bytes
133*53ee8cc1Swenshuai.xi 
134*53ee8cc1Swenshuai.xi #define DRVRASP_PID_NULL             0x1FFF                                                 // Transport stream null PID
135*53ee8cc1Swenshuai.xi #define MSIF_RASP_LIB_CODE           {'R','A','S','P'}                                      // Lib code
136*53ee8cc1Swenshuai.xi #define MSIF_RASP_LIBVER             {'0','2'}                                              // LIB version
137*53ee8cc1Swenshuai.xi #define MSIF_RASP_BUILDNUM           {'0','0'}                                              // Build Number
138*53ee8cc1Swenshuai.xi #define MSIF_RASP_CHANGELIST         {'0','0','5','1','1','4','7','0'}                      // P4 ChangeList Number
139*53ee8cc1Swenshuai.xi 
140*53ee8cc1Swenshuai.xi #define RASP_DRV_VERSION                 /* Character String for DRV/API version             */  \
141*53ee8cc1Swenshuai.xi     MSIF_TAG,                            /* 'MSIF'                                           */  \
142*53ee8cc1Swenshuai.xi     MSIF_CLASS,                          /* '00'                                             */  \
143*53ee8cc1Swenshuai.xi     MSIF_CUS,                            /* 0x0000                                           */  \
144*53ee8cc1Swenshuai.xi     MSIF_MOD,                            /* 0x0000                                           */  \
145*53ee8cc1Swenshuai.xi     MSIF_CHIP,                                                                                   \
146*53ee8cc1Swenshuai.xi     MSIF_CPU,                                                                                    \
147*53ee8cc1Swenshuai.xi     MSIF_RASP_LIB_CODE,                  /* IP__                                             */  \
148*53ee8cc1Swenshuai.xi     MSIF_RASP_LIBVER,                    /* 0.0 ~ Z.Z                                        */  \
149*53ee8cc1Swenshuai.xi     MSIF_RASP_BUILDNUM,                  /* 00 ~ 99                                          */  \
150*53ee8cc1Swenshuai.xi     MSIF_RASP_CHANGELIST,                /* CL#                                              */  \
151*53ee8cc1Swenshuai.xi     MSIF_OS
152*53ee8cc1Swenshuai.xi 
153*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
154*53ee8cc1Swenshuai.xi //  Driver Capability
155*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
156*53ee8cc1Swenshuai.xi 
157*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
158*53ee8cc1Swenshuai.xi //  Type and Structure
159*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
160*53ee8cc1Swenshuai.xi 
161*53ee8cc1Swenshuai.xi /// RASP DDI return value
162*53ee8cc1Swenshuai.xi /// @name TSP_Result
163*53ee8cc1Swenshuai.xi /// @ref TSP_Result
164*53ee8cc1Swenshuai.xi /// return value
165*53ee8cc1Swenshuai.xi /// @{
166*53ee8cc1Swenshuai.xi typedef enum
167*53ee8cc1Swenshuai.xi {
168*53ee8cc1Swenshuai.xi     DRVRASP_FAIL                   = 0,
169*53ee8cc1Swenshuai.xi     DRVRASP_OK,
170*53ee8cc1Swenshuai.xi     DRVRASP_INVALID_PARAM,
171*53ee8cc1Swenshuai.xi     DRVRASP_FUNC_ERROR,
172*53ee8cc1Swenshuai.xi } RASP_RESULT;
173*53ee8cc1Swenshuai.xi 
174*53ee8cc1Swenshuai.xi typedef enum
175*53ee8cc1Swenshuai.xi {
176*53ee8cc1Swenshuai.xi     E_NDS_OK,
177*53ee8cc1Swenshuai.xi     E_NDS_FAIL,
178*53ee8cc1Swenshuai.xi 
179*53ee8cc1Swenshuai.xi } NDS_Result;
180*53ee8cc1Swenshuai.xi 
181*53ee8cc1Swenshuai.xi typedef struct _NDS_RASP_Param
182*53ee8cc1Swenshuai.xi {
183*53ee8cc1Swenshuai.xi     MS_PHYADDR                      ecm_addr;                       // NDS_CAP_BUF_SIZE * NDS_CAP_ECM_NUM
184*53ee8cc1Swenshuai.xi     MS_U8                          *pu8ecm_buf;                     // virtual address of ecm address
185*53ee8cc1Swenshuai.xi     MS_U32                          ecm_size;                       // total buffer size from emm_ecm_addr
186*53ee8cc1Swenshuai.xi 
187*53ee8cc1Swenshuai.xi     MS_PHYADDR                      payload_addr;                   // NDS_CAP_BUF_SIZE * NDS_CAP_ECM_NUM
188*53ee8cc1Swenshuai.xi     MS_U8                          *pu8playload_buf;                // virtual address of ecm address
189*53ee8cc1Swenshuai.xi     MS_U32                          payload_size;                   // total buffer size from emm_ecm_addr
190*53ee8cc1Swenshuai.xi 
191*53ee8cc1Swenshuai.xi } NDS_RASP_Param;
192*53ee8cc1Swenshuai.xi 
193*53ee8cc1Swenshuai.xi #define DrvRASP_Event                    MS_U32
194*53ee8cc1Swenshuai.xi #define E_DRVRASP_EVENT_DATA_INIT        0x00000000
195*53ee8cc1Swenshuai.xi //PVR buffer callback size met
196*53ee8cc1Swenshuai.xi #define E_DRVRASP_EVENT_CALLBACK_SIZE_MET 0x00000040
197*53ee8cc1Swenshuai.xi 
198*53ee8cc1Swenshuai.xi // Payload/Event Mask flag
199*53ee8cc1Swenshuai.xi //#define RASP_BYPASS_MASK            0xffffffff
200*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_AFE             0x00000001      // adaptation field extension
201*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_TPD             0x00000002      // transport private data
202*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_SP              0x00000004      // splicing point
203*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_OPCR            0x00000008      // OPCR
204*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_PCR             0x00000010      // PCR
205*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_ESPI            0x00000020      // elementary stream priority indicator
206*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_RAI             0x00000040      // random access indicator
207*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_DI              0x00000080      // discontinue indicator
208*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_ESNS            0x00000100      // elementary stream not scrambled
209*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_ESES            0x00000200      // elementary stream even scrambled
210*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_ESOS            0x00000400      // elementary stream odd scrambled
211*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_PUSI            0x00000800      // payload unit start indicator
212*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_FPR             0x00001000      // first packet recorded
213*53ee8cc1Swenshuai.xi #define E_DRVRASP_BYPASS_RASP_Tick       0x80000000      // rasp tick
214*53ee8cc1Swenshuai.xi 
215*53ee8cc1Swenshuai.xi typedef enum
216*53ee8cc1Swenshuai.xi {
217*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_FILTER_NUM = 0,                   // Get filter number
218*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_FILTER_PVR_NUM,                   // Get pvr filter number
219*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_PVR_ALIGN,                        // Get pvr buffer minimal alignment
220*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_RESOURCE_SIZE,                    // Get the data structure size of private resource (share resource)
221*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_RASP_NUM,                         // Get RASP num
222*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_ECMFLT_NUM,
223*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_EVENT_FIFO_DEPTH,
224*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_EVENT_NUM,
225*53ee8cc1Swenshuai.xi     E_NDSRASP_CAP_NULL,
226*53ee8cc1Swenshuai.xi } NDSRASP_Cap;
227*53ee8cc1Swenshuai.xi 
228*53ee8cc1Swenshuai.xi /// RASP channel state bit flags
229*53ee8cc1Swenshuai.xi typedef enum //_DrvTSP_FltState
230*53ee8cc1Swenshuai.xi {
231*53ee8cc1Swenshuai.xi     E_DRVRASP_FLT_STATE_FREE         = 0x00000000,                                                   ///<\n
232*53ee8cc1Swenshuai.xi     E_DRVRASP_FLT_STATE_ALLOC        = 0x00000001,                                                   ///<\n
233*53ee8cc1Swenshuai.xi     E_DRVRASP_FLT_STATE_ENABLE       = 0x00000002,                                                   ///<\n
234*53ee8cc1Swenshuai.xi     E_DRVRASP_FLT_STATE_OVERFLOW     = 0x00010000,                                                   //[Reserved]
235*53ee8cc1Swenshuai.xi     E_DRVRASP_FLT_STATE_NA           = 0xFFFFFFFF,
236*53ee8cc1Swenshuai.xi } DrvRASP_FltState;
237*53ee8cc1Swenshuai.xi 
238*53ee8cc1Swenshuai.xi /// TSP record mode
239*53ee8cc1Swenshuai.xi typedef enum //_DrvRASP_RecMode
240*53ee8cc1Swenshuai.xi {
241*53ee8cc1Swenshuai.xi     // Record PID
242*53ee8cc1Swenshuai.xi     E_DRVRASP_REC_MODE_PID  = 0x00000000,
243*53ee8cc1Swenshuai.xi     // Record ALL
244*53ee8cc1Swenshuai.xi     E_DRVRASP_REC_MODE_ALL  = 0x00000001,
245*53ee8cc1Swenshuai.xi } DrvRASP_RecMode;
246*53ee8cc1Swenshuai.xi 
247*53ee8cc1Swenshuai.xi //
248*53ee8cc1Swenshuai.xi typedef enum
249*53ee8cc1Swenshuai.xi {
250*53ee8cc1Swenshuai.xi     E_DRVRASP_MODE_PAYLOAD  = 0x00000000,
251*53ee8cc1Swenshuai.xi     // Record ECM
252*53ee8cc1Swenshuai.xi     E_DRVRASP_MODE_ECM  = 0x00000001,
253*53ee8cc1Swenshuai.xi } DrvRASP_CtrlMode;
254*53ee8cc1Swenshuai.xi 
255*53ee8cc1Swenshuai.xi 
256*53ee8cc1Swenshuai.xi /// TSP interface
257*53ee8cc1Swenshuai.xi typedef enum
258*53ee8cc1Swenshuai.xi {
259*53ee8cc1Swenshuai.xi     E_DRVRASP_IF_PLAYBACK            = 0x0, // TS interface 0
260*53ee8cc1Swenshuai.xi     E_DRVRASP_IF_PVR0                = 0x1, // TS interface 1, mainly for PVR
261*53ee8cc1Swenshuai.xi } DrvRASP_If;
262*53ee8cc1Swenshuai.xi 
263*53ee8cc1Swenshuai.xi typedef struct //_DrvRASP_Msg
264*53ee8cc1Swenshuai.xi {/*//why union? by teddy.chen
265*53ee8cc1Swenshuai.xi     /// Union data type of message
266*53ee8cc1Swenshuai.xi     union
267*53ee8cc1Swenshuai.xi     {
268*53ee8cc1Swenshuai.xi         /// FltInfo message
269*53ee8cc1Swenshuai.xi         ///   - Byte[0] : Section filter id
270*53ee8cc1Swenshuai.xi         ///   - Byte[1] : TSP id
271*53ee8cc1Swenshuai.xi         MS_U32                          FltInfo;
272*53ee8cc1Swenshuai.xi         /// PvrBufId
273*53ee8cc1Swenshuai.xi         ///   - Byte[0] : PVR buffer id
274*53ee8cc1Swenshuai.xi         MS_U32                          PvrBufId;
275*53ee8cc1Swenshuai.xi     };
276*53ee8cc1Swenshuai.xi */
277*53ee8cc1Swenshuai.xi     MS_U8 u8PVREngNum;
278*53ee8cc1Swenshuai.xi } DrvRASP_Msg;
279*53ee8cc1Swenshuai.xi 
280*53ee8cc1Swenshuai.xi typedef enum //_DrvRASP_RecType
281*53ee8cc1Swenshuai.xi {
282*53ee8cc1Swenshuai.xi     STR2MIU          = 0x0,
283*53ee8cc1Swenshuai.xi     PAYLOAD2MIU      = 0x1,
284*53ee8cc1Swenshuai.xi     ECM2MIU          = 0x2,
285*53ee8cc1Swenshuai.xi } NDSRASP_RecType;
286*53ee8cc1Swenshuai.xi 
287*53ee8cc1Swenshuai.xi typedef enum //RASP Output Packet Size
288*53ee8cc1Swenshuai.xi {
289*53ee8cc1Swenshuai.xi     RASP_OUT_188 = 0,
290*53ee8cc1Swenshuai.xi     RASP_OUT_192
291*53ee8cc1Swenshuai.xi } RASP_OUTSIZE_e;
292*53ee8cc1Swenshuai.xi 
293*53ee8cc1Swenshuai.xi typedef enum //RASP Output Packet Size
294*53ee8cc1Swenshuai.xi {
295*53ee8cc1Swenshuai.xi     RASP_IN_188,
296*53ee8cc1Swenshuai.xi     RASP_IN_192
297*53ee8cc1Swenshuai.xi } RASP_INPUTSIZE_e;
298*53ee8cc1Swenshuai.xi 
299*53ee8cc1Swenshuai.xi typedef enum{
300*53ee8cc1Swenshuai.xi     EVENT_WATERMARK,
301*53ee8cc1Swenshuai.xi     TIMER_WATERMARK,
302*53ee8cc1Swenshuai.xi }WATERMARK_TYPE;
303*53ee8cc1Swenshuai.xi 
304*53ee8cc1Swenshuai.xi typedef enum
305*53ee8cc1Swenshuai.xi {
306*53ee8cc1Swenshuai.xi     WATERMARK_50MS = 0,
307*53ee8cc1Swenshuai.xi     WATERMARK_200MS = 1,
308*53ee8cc1Swenshuai.xi     WATERMARK_500MS = 2,
309*53ee8cc1Swenshuai.xi }TIME_WATERMARK_e;
310*53ee8cc1Swenshuai.xi 
311*53ee8cc1Swenshuai.xi 
312*53ee8cc1Swenshuai.xi typedef enum
313*53ee8cc1Swenshuai.xi {
314*53ee8cc1Swenshuai.xi     NDSRASP_CB_STR2RAM = 0,
315*53ee8cc1Swenshuai.xi     NDSRASP_CB_PAYLOAD2RAM,
316*53ee8cc1Swenshuai.xi     NDSRASP_CB_ECM2RAM,
317*53ee8cc1Swenshuai.xi     NDSRASP_CB_ECMREADY,
318*53ee8cc1Swenshuai.xi     NDSRASP_CB_EVENTMARK,
319*53ee8cc1Swenshuai.xi     NDSRASP_CB_TIMEMARK,
320*53ee8cc1Swenshuai.xi     NDSRASP_CB_EVENTWRITE_OVF,
321*53ee8cc1Swenshuai.xi     NDSRASP_CB_EVENTREAD_OVF,
322*53ee8cc1Swenshuai.xi }NDSRASP_Event_e;
323*53ee8cc1Swenshuai.xi 
324*53ee8cc1Swenshuai.xi typedef enum
325*53ee8cc1Swenshuai.xi {
326*53ee8cc1Swenshuai.xi     CMDQ_WR_LEVEL_EMPTY=0,
327*53ee8cc1Swenshuai.xi 	CMDQ_WR_LEVEL_25_FULL,
328*53ee8cc1Swenshuai.xi 	CMDQ_WR_LEVEL_50_FULL,
329*53ee8cc1Swenshuai.xi 	CMDQ_WR_LEVEL_75_FULL,
330*53ee8cc1Swenshuai.xi }FILEIN_CMDQ_LEVEL;
331*53ee8cc1Swenshuai.xi 
332*53ee8cc1Swenshuai.xi 
333*53ee8cc1Swenshuai.xi typedef struct
334*53ee8cc1Swenshuai.xi {
335*53ee8cc1Swenshuai.xi     NDSRASP_Event_e  eEvent;
336*53ee8cc1Swenshuai.xi     MS_U16           length;
337*53ee8cc1Swenshuai.xi     MS_U16           index;
338*53ee8cc1Swenshuai.xi     MS_U32           write_ptr;
339*53ee8cc1Swenshuai.xi     MS_U8            *pRetBuf;
340*53ee8cc1Swenshuai.xi } NDSRaspCallBack_t;
341*53ee8cc1Swenshuai.xi 
342*53ee8cc1Swenshuai.xi typedef struct
343*53ee8cc1Swenshuai.xi {
344*53ee8cc1Swenshuai.xi     MS_U32        Event_Descriptor;
345*53ee8cc1Swenshuai.xi     MS_U32        Pid;
346*53ee8cc1Swenshuai.xi     MS_U32        PacketNum;
347*53ee8cc1Swenshuai.xi     MS_U32        Timer;
348*53ee8cc1Swenshuai.xi     MS_U32        PCR;
349*53ee8cc1Swenshuai.xi 
350*53ee8cc1Swenshuai.xi }NDS_RASP_EVENT;
351*53ee8cc1Swenshuai.xi 
352*53ee8cc1Swenshuai.xi #if defined(UFO_PUBLIC_HEADER_500_3)
353*53ee8cc1Swenshuai.xi typedef enum
354*53ee8cc1Swenshuai.xi {
355*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS0,               ///< DMX input from TS0
356*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS1,               ///< DMX input from TS1
357*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS2,               ///< DMX input from TS2
358*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS3,               ///< DMX input from TS3
359*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS4,               ///< DMX input from TS4
360*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS5,               ///< DMX input from TS5
361*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS6,               ///< DMX input from TS6
362*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_DEMOD0,            ///< DMX input from internal demod 0
363*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_DEMOD1,            ///< DMX input from internal demod 1
364*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_MEM,                 ///< DMX input from memory
365*53ee8cc1Swenshuai.xi } RASP_FLOW_INPUT;
366*53ee8cc1Swenshuai.xi #else
367*53ee8cc1Swenshuai.xi typedef enum
368*53ee8cc1Swenshuai.xi {
369*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_DEMOD,               ///< DMX input from internal demod
370*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS0,               ///< DMX input from internal demod
371*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_TS1,               ///< DMX input from internal demod
372*53ee8cc1Swenshuai.xi     RASP_FLOW_INPUT_MEM,                 ///< DMX input from memory
373*53ee8cc1Swenshuai.xi } RASP_FLOW_INPUT;
374*53ee8cc1Swenshuai.xi #endif
375*53ee8cc1Swenshuai.xi 
376*53ee8cc1Swenshuai.xi typedef enum
377*53ee8cc1Swenshuai.xi {
378*53ee8cc1Swenshuai.xi     RASP_FLOW_OUTPUT_PVR,
379*53ee8cc1Swenshuai.xi     RASP_FLOW_OUTPUT_PLAYBACK,
380*53ee8cc1Swenshuai.xi } RASP_FLOW_OUTPUT;
381*53ee8cc1Swenshuai.xi 
382*53ee8cc1Swenshuai.xi /// TSP notification function
383*53ee8cc1Swenshuai.xi typedef void (*P_DrvRASP_EvtCallback)(DrvRASP_Event eEvent, DrvRASP_Msg *pMsg);
384*53ee8cc1Swenshuai.xi typedef void (*P_DrvRASP_EventCB)(MS_U32 RaspID, NDS_RASP_EVENT* event_ptr /*event callback struct*/, MS_U16 event_size, MS_U16 event_index);
385*53ee8cc1Swenshuai.xi 
386*53ee8cc1Swenshuai.xi typedef void (*P_NDSRASP_Callback)(MS_U8 RaspID, NDSRaspCallBack_t *pMsg);
387*53ee8cc1Swenshuai.xi 
388*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
389*53ee8cc1Swenshuai.xi //  Function Prototype
390*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
391*53ee8cc1Swenshuai.xi 
392*53ee8cc1Swenshuai.xi // Initialization API
393*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_InitLibResource(void* pResMemAddr);
394*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_Init(void);
395*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_Exit(void);
396*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_Reset(void);
397*53ee8cc1Swenshuai.xi //MS_U32 NDS_RASP_SetTSIF(MS_U32 u32RASPEng, MS_BOOL bPara, MS_BOOL bExtSync, MS_BOOL bDataSWP);
398*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetTSIFStatus(MS_U32 u32RASPEng, MS_BOOL* pbExtSyc, MS_BOOL* pbParl, MS_BOOL *pbDataSWP);
399*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FileinEnable(MS_U32 u32RASPEng, MS_BOOL bEn);
400*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetFileinEnable(MS_U32 u32RASPEng, MS_BOOL* bEn);
401*53ee8cc1Swenshuai.xi 
402*53ee8cc1Swenshuai.xi // Capacity query
403*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetCap(NDSRASP_Cap eCap, void* pOutput);
404*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetLibVer(const MSIF_Version **ppVersion);
405*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetTimerAndPacketNum(const MSIF_Version **ppVersion);
406*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetTsPayload(const MSIF_Version **ppVersion);
407*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetEventMask(const MSIF_Version **ppVersion);
408*53ee8cc1Swenshuai.xi 
409*53ee8cc1Swenshuai.xi // PVR API
410*53ee8cc1Swenshuai.xi #if 0
411*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetBuffer(MS_U32 u32RASPEng, MS_PHYADDR u32BufStart0, MS_PHYADDR u32BufStart1, MS_U32 u32BufSize0, MS_U32 u32BufSize1);
412*53ee8cc1Swenshuai.xi #endif
413*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_CtrlConfig(MS_U32 u32RASPEng,DrvRASP_CtrlMode eCtrlMode,MS_BOOL bEnable);
414*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_PvrEngStart(MS_U32 u32RASPEng,DrvRASP_RecMode eRecMode,MS_BOOL bEnable);
415*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_Pause(MS_U32 u32RASPEng, MS_BOOL bPause);
416*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetWriteAddr(MS_U32 u32RASPEng, MS_PHYADDR *pu32WriteAddr);
417*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetNotify(MS_U32 u32RASPEng, DrvRASP_Event eEvents, P_DrvRASP_EvtCallback pfCallback);
418*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetPacketMode(MS_U32 u32RASPEng, NDSRASP_RecType eRecType, RASP_OUTSIZE_e eOutSize);
419*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetRecordTimeStamp(MS_U32 u32RASPEng, MS_U32 u32Stamp);
420*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetRecordTimeStamp(MS_U32 u32RASPEng, MS_U32* u32Stamp);
421*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetCurrentPktStatus(MS_U32 u32RASPEng, MS_U32* u32PktStamp, MS_U32* u32PktNumber);
422*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_TimeStampSelRecordStampSrc(MS_U32 u32RASPEng, MS_BOOL bLocal);
423*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_AllocFlt(MS_U32 u32RASPEng, MS_U32 *pu16PidFltId);
424*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FreeFlt(MS_U32 u32RASPEng, MS_U32 u32PidFltId);
425*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_AllocECMFlt(MS_U32 u32RASPEng,MS_U16 * pu16ECMFltId);
426*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FreeECMFlt(MS_U32 u32RASPEng,MS_U16 u16ECMFltId);
427*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetPid(MS_U32 u32RASPEng, MS_U16 u16Fltid, MS_U16 u16Pid);
428*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetPid(MS_U32 u32RASPEng, MS_U16 u16Fltid, MS_U16 *pu16Pid);
429*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_AttachInterrupt(InterruptCb pIntCb);
430*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_EnableInterrupt(void);
431*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_CallbackSize(MS_U32 u32RASPEng, MS_U32* pu32CallbackSize, MS_BOOL bSet);
432*53ee8cc1Swenshuai.xi //MS_U32 NDS_RASP_TimeStampSetPlaybackStamp(MS_U32 u32Stamp);
433*53ee8cc1Swenshuai.xi //MS_U32 NDS_RASP_TimeStampGetPlaybackStamp(MS_U32* u32Stamp);
434*53ee8cc1Swenshuai.xi //MS_U32 NDS_RASP_TimeStamp(MS_BOOL bEnable);
435*53ee8cc1Swenshuai.xi 
436*53ee8cc1Swenshuai.xi // RASP API
437*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetEventMask(MS_U32 u32RASPEng, MS_U16 u16Flt, MS_U32 u32Event);
438*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetWatermark(MS_U32 u32RASPEng, WATERMARK_TYPE WType, MS_BOOL bEnable);
439*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_AdvEnable(MS_U32 u32RASPEng, DrvRASP_RecMode eRecMode, MS_BOOL bEn);
440*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_Rec_PID(MS_U32 u32RASPEng, MS_BOOL bEnRecordPid);
441*53ee8cc1Swenshuai.xi 
442*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetPayloadMask(MS_U32 u32RASPEng, MS_U16 u16Flt, MS_U32 u32Payload);
443*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetDataSwap(MS_U32 u32RASPEng, MS_BOOL bEn);
444*53ee8cc1Swenshuai.xi 
445*53ee8cc1Swenshuai.xi MS_U32 NDS_PROC_RASP_PVR_SizeMet(MS_U32 u32RASPEng);
446*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_CallbackIntCheck(MS_U32 u32RASPEng, MS_BOOL* bInterrupted);
447*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_CallbackIntClr(MS_U32 u32RASPEng);
448*53ee8cc1Swenshuai.xi 
449*53ee8cc1Swenshuai.xi NDS_Result NDS_RASP_Init2(NDS_RASP_Param *Param);
450*53ee8cc1Swenshuai.xi NDS_Result NDS_RASP_Exit2(void);
451*53ee8cc1Swenshuai.xi 
452*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetFileIn_Config(MS_U32 RaspEng, MS_U32 StartAddr, MS_U32 FileInSize);
453*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FileIn_Start(MS_U32 RaspEng);
454*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_192FileIn_Start(MS_U32 RaspEng);
455*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetFileIn_Timer(MS_U32 RaspEng, MS_U16 u16Timer);
456*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetFileIn_PktSize(MS_U32 RaspEng, MS_U16 PktSize);
457*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_IsFileIn_Done(MS_U32 RaspEng);
458*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FileIn_Flush(MS_U32 RaspEng);
459*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetBufInfo(MS_U32 u32RASPEng, NDSRASP_RecType eRecType, MS_PHYADDR u32BufStart0, MS_PHYADDR u32BufStart1, MS_U32 u32BufSize0, MS_U32 u32BufSize1);
460*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FileinInit(MS_U32 u32RASPEng);
461*53ee8cc1Swenshuai.xi 
462*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FileIn_BypassTimeStamp(MS_U32 u32RASPEng,MS_BOOL bypass);
463*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FileIn_SetPlaybackTimeStamp(MS_U32 u32RASPEng,MS_U32 u32Stamp);
464*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FileIn_GetPlaybackTimeStamp(MS_U32 u32RASPEng);
465*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_FileIn_IsCMDQ_Full(MS_U32 RaspEng);
466*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_FileIn_IsCMDQ_Empty(MS_U32 RaspEng);
467*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_FileIn_GetCmdQueueLevel(MS_U32 RaspEng,FILEIN_CMDQ_LEVEL * peCMDQLvl);
468*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_FileIn_GetEmptyNum(MS_U32 RaspEng,MS_U8 * peCMDQCnt);
469*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_FileIn_Timer(MS_U32 RaspEng,MS_BOOL bEnFileInTimer,MS_U16 u16Timer);
470*53ee8cc1Swenshuai.xi #ifdef UFO_PUBLIC_HEADER_500_3
471*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_FileIn_Init_TimeStamp(MS_U32 RaspEng,MS_U32 u32SetPacketTimeStamp);
472*53ee8cc1Swenshuai.xi #else
473*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_FileIn_Init_TimeStamp(MS_U32 RaspEng,MS_BOOL u32SetPacketTimeStamp);
474*53ee8cc1Swenshuai.xi #endif
475*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_Reset_EventPktCounter(MS_U32 RaspEng);
476*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_Reset_EventPktTimer(MS_U32 RaspEng);
477*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_GetEventDescriptor(MS_U32 RaspEng,NDS_RASP_EVENT * pEventDesc,MS_U32 u32ArraySize);
478*53ee8cc1Swenshuai.xi MS_U16 NDS_RASP_GetEventNumber(MS_U32 RaspEng);
479*53ee8cc1Swenshuai.xi 
480*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_FlowSet(MS_U32 rasp_eng, RASP_FLOW_INPUT eSource, RASP_FLOW_OUTPUT eDest, MS_BOOL bPara, MS_BOOL bExtSync, MS_BOOL bDataSWP, RASP_INPUTSIZE_e eMode );
481*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_RaspEngStart(MS_U32 u32RASPEng, DrvRASP_CtrlMode eCtrlMode, MS_BOOL bEnable);
482*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_Livein_Config(MS_U32 rasp_eng);
483*53ee8cc1Swenshuai.xi 
484*53ee8cc1Swenshuai.xi void NDS_RASP_SetDbgLevel(MS_U32 level);
485*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetPayloadTimeStamp(MS_U32 u32RASPEng , MS_U32 u32TimeStamp);
486*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetPayloadTimeStamp(MS_U32 u32RASPEng , MS_U32 *pu32TimeStamp);
487*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetPayloadWriteAddr(MS_U32 u32RASPEng, MS_PHYADDR *pu32WriteAddr);
488*53ee8cc1Swenshuai.xi 
489*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetECMPid(MS_U32 u32RASPEng, MS_U16 u16Fltid, MS_U16 u16Pid);
490*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetCallBack(MS_U32 u32RASPEng, P_NDSRASP_Callback pfCallback);
491*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_Set_EventNotify(MS_U32 u32RASPEng,P_DrvRASP_EventCB CallBackFun);
492*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_SetEvent_Threshold(MS_U32 u32RASPEng,MS_U8 u8Threshold  /*!!! Maximum value is 31 !!!*/);
493*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_SetTime_Timeout(MS_U32 u32RASPEng,TIME_WATERMARK_e timeout);
494*53ee8cc1Swenshuai.xi 
495*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_SetECMTimeStamp(MS_U32 u32RASPEng,MS_U32 u32Stamp);
496*53ee8cc1Swenshuai.xi MS_U32 NDS_RASP_GetECMTimeStamp(MS_U32 u32RASPEng,MS_U32 * u32Stamp);
497*53ee8cc1Swenshuai.xi 
498*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_SetEventCounter(MS_U32 RaspEng,MS_U32 ValueInitial);
499*53ee8cc1Swenshuai.xi MS_BOOL NDS_RASP_SetEventTimer(MS_U32 RaspEng,MS_U32 ValueInitial);
500*53ee8cc1Swenshuai.xi 
501*53ee8cc1Swenshuai.xi #ifdef __cplusplus
502*53ee8cc1Swenshuai.xi } // closing brace for extern "C"
503*53ee8cc1Swenshuai.xi #endif
504*53ee8cc1Swenshuai.xi #endif // _DRVRASP_H_
505