xref: /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/mhal_menuload.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi // All rights reserved.
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
81*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
82*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
83*53ee8cc1Swenshuai.xi // (��MStar Confidential Information��) by the recipient.
84*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
85*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
86*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
87*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
88*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
89*53ee8cc1Swenshuai.xi //
90*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
91*53ee8cc1Swenshuai.xi #ifndef MHAL_MENULOAD_H
92*53ee8cc1Swenshuai.xi #define MHAL_MENULOAD_H
93*53ee8cc1Swenshuai.xi 
94*53ee8cc1Swenshuai.xi //Select the source to trigger menuload
95*53ee8cc1Swenshuai.xi #define TRIG_SRC_FE_VFDE        0
96*53ee8cc1Swenshuai.xi #define TRIG_SRC_RE_VSYNC       1
97*53ee8cc1Swenshuai.xi #define TRIG_SRC_FE_VSYNC       2
98*53ee8cc1Swenshuai.xi #define TRIG_SRC_DELAY_LINE     3
99*53ee8cc1Swenshuai.xi 
100*53ee8cc1Swenshuai.xi #define OPM_LOCK_INIT_STATE     0
101*53ee8cc1Swenshuai.xi #define OPM_LOCK_FE_VSYNC       1
102*53ee8cc1Swenshuai.xi #define OPM_LOCK_TRAIN_TRIG_P   2
103*53ee8cc1Swenshuai.xi #define OPM_LOCK_DS             3
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi #define  MS_MLOAD_CMD_ALIGN     4
106*53ee8cc1Swenshuai.xi #define  MS_MLOAD_REG_LEN       0x04 // how many data in one MIU request
107*53ee8cc1Swenshuai.xi #define  MS_MLOAD_CMD_LEN       BYTE_PER_WORD
108*53ee8cc1Swenshuai.xi #define  MS_MLOAD_MEM_BASE_UNIT BYTE_PER_WORD
109*53ee8cc1Swenshuai.xi #define  MS_MLOAD_BUS_WIDTH     (16)
110*53ee8cc1Swenshuai.xi #define  MS_MLOAD_MAX_CMD_CNT   192
111*53ee8cc1Swenshuai.xi #define  MS_MLOAD_NULL_CMD      0xFF010000
112*53ee8cc1Swenshuai.xi #define  MS_MLOAD_DUMMY_CMD_CNT(x)  ((x+0x0003)&~0x0003)
113*53ee8cc1Swenshuai.xi #define  MS_MLOAD_END_CMD(x) (0x1F020000 | (MS_MLOAD_REG_LEN) | (_XC_Device_Offset[psXCInstPri->u32DeviceID] << 24))
114*53ee8cc1Swenshuai.xi #define  MS_MLOAD_MIU_BUS_SEL   0x00
115*53ee8cc1Swenshuai.xi 
116*53ee8cc1Swenshuai.xi #define  MS_MLOAD_CMD_LEN_64BITS 8 //8 bytes
117*53ee8cc1Swenshuai.xi #define  MS_MLOAD_NULL_CMD_SPREAD_MODE    (((MS_U64)0x13FF<<23)|((MS_U64)0x01<<16)|((MS_U64)0x0000))  //0x00000009FF810000
118*53ee8cc1Swenshuai.xi #define  MS_MLOAD_END_CMD_SPREAD_MODE(x)   ( ((MS_U64)0x0000<<48) | (((MS_U64)0x131F<<23)|((MS_U64)0x02<<16)|((MS_U64)0x0000)) | (MS_MLOAD_REG_LEN) ) //(0x000000098F820000 | (MS_MLOAD_REG_LEN)) = 0x000000098F820004
119*53ee8cc1Swenshuai.xi #define  MS_MLOAD_END_CMD_DEV1_SPREAD_MODE(x)   ( ((MS_U64)0x0000<<48) | (((MS_U64)0x139F<<23)|((MS_U64)0x02<<16)|((MS_U64)0x0000)) | (MS_MLOAD_REG_LEN) ) //(0x000000098F820000 | (MS_MLOAD_REG_LEN)) = 0x000000098F820004
120*53ee8cc1Swenshuai.xi 
121*53ee8cc1Swenshuai.xi #define  MS_MLG_REG_LEN         0x40 // how many data in one MIU request
122*53ee8cc1Swenshuai.xi #define  MS_MLG_CMD_LEN         BYTE_PER_WORD
123*53ee8cc1Swenshuai.xi #define  MS_MLG_MEM_BASE_UNIT   BYTE_PER_WORD
124*53ee8cc1Swenshuai.xi 
125*53ee8cc1Swenshuai.xi typedef struct
126*53ee8cc1Swenshuai.xi {
127*53ee8cc1Swenshuai.xi     union
128*53ee8cc1Swenshuai.xi     {
129*53ee8cc1Swenshuai.xi         struct
130*53ee8cc1Swenshuai.xi         {
131*53ee8cc1Swenshuai.xi         	MS_U16 u16Data;
132*53ee8cc1Swenshuai.xi         	MS_U8 u8Addr;
133*53ee8cc1Swenshuai.xi         	MS_U8 u8Bank;
134*53ee8cc1Swenshuai.xi         };
135*53ee8cc1Swenshuai.xi         MS_U32 u32Cmd;
136*53ee8cc1Swenshuai.xi     };
137*53ee8cc1Swenshuai.xi }MS_MLoad_Data;
138*53ee8cc1Swenshuai.xi 
139*53ee8cc1Swenshuai.xi typedef struct
140*53ee8cc1Swenshuai.xi {
141*53ee8cc1Swenshuai.xi     union
142*53ee8cc1Swenshuai.xi     {
143*53ee8cc1Swenshuai.xi         struct
144*53ee8cc1Swenshuai.xi         {
145*53ee8cc1Swenshuai.xi         	MS_U16 u16Data;
146*53ee8cc1Swenshuai.xi         	MS_U8  u8Addr; //addr 0 ~ 0x7F
147*53ee8cc1Swenshuai.xi         	MS_U8  u8Bank; //subbank 0 ~ 0xFF
148*53ee8cc1Swenshuai.xi         	MS_U32 u32NoUse;
149*53ee8cc1Swenshuai.xi         };
150*53ee8cc1Swenshuai.xi         MS_U64 u64Cmd;
151*53ee8cc1Swenshuai.xi     };
152*53ee8cc1Swenshuai.xi }MS_MLoad_Data_64Bits_SubBank;
153*53ee8cc1Swenshuai.xi 
154*53ee8cc1Swenshuai.xi #ifdef MLG_1024 // Gamma_1024
155*53ee8cc1Swenshuai.xi typedef struct
156*53ee8cc1Swenshuai.xi {
157*53ee8cc1Swenshuai.xi     MS_U64 BData0 : 12;     //0
158*53ee8cc1Swenshuai.xi     MS_U64 BData1 : 12;
159*53ee8cc1Swenshuai.xi     MS_U64 BData2 : 12;
160*53ee8cc1Swenshuai.xi     MS_U64 GData0 : 12;
161*53ee8cc1Swenshuai.xi     MS_U64 GData1 : 12;
162*53ee8cc1Swenshuai.xi     MS_U64 GData2_L : 4;      //63
163*53ee8cc1Swenshuai.xi 
164*53ee8cc1Swenshuai.xi     MS_U64 GData2_H : 8;      //64
165*53ee8cc1Swenshuai.xi     MS_U64 RData0 : 12;
166*53ee8cc1Swenshuai.xi     MS_U64 RData1 : 12;
167*53ee8cc1Swenshuai.xi     MS_U64 RData2 : 12;
168*53ee8cc1Swenshuai.xi     MS_U64 Dummy0 :20;      //127
169*53ee8cc1Swenshuai.xi 
170*53ee8cc1Swenshuai.xi     MS_U64 Dummy1 : 16 ;       //128
171*53ee8cc1Swenshuai.xi     MS_U64 BEnable : 1 ;
172*53ee8cc1Swenshuai.xi     MS_U64 GEnable : 1 ;
173*53ee8cc1Swenshuai.xi     MS_U64 REnable : 1 ;
174*53ee8cc1Swenshuai.xi     MS_U64 Dummy2 :45;      //191
175*53ee8cc1Swenshuai.xi 
176*53ee8cc1Swenshuai.xi     MS_U64 Dummy3;      //192~255
177*53ee8cc1Swenshuai.xi } MS_SC_MLG_TBL;
178*53ee8cc1Swenshuai.xi #else // Gamma_256 or not support MLG case
179*53ee8cc1Swenshuai.xi typedef struct
180*53ee8cc1Swenshuai.xi {
181*53ee8cc1Swenshuai.xi     MS_U16 u16B;
182*53ee8cc1Swenshuai.xi     MS_U16 u16G;
183*53ee8cc1Swenshuai.xi     MS_U16 u16R;
184*53ee8cc1Swenshuai.xi     MS_U16 u16Enable;
185*53ee8cc1Swenshuai.xi     MS_U16 u16Dummy[4];
186*53ee8cc1Swenshuai.xi } MS_SC_MLG_TBL;
187*53ee8cc1Swenshuai.xi #endif
188*53ee8cc1Swenshuai.xi 
189*53ee8cc1Swenshuai.xi typedef enum
190*53ee8cc1Swenshuai.xi {
191*53ee8cc1Swenshuai.xi     MLOAD_TRIGGER_BY_OP_SYNC=0,
192*53ee8cc1Swenshuai.xi     MLOAD_TRIGGER_BY_IP_MAIN_SYNC=1,
193*53ee8cc1Swenshuai.xi     MLOAD_TRIGGER_BY_IP_SUB_SYNC=2,
194*53ee8cc1Swenshuai.xi     MLOAD_TRIGGER_BY_SW=3,
195*53ee8cc1Swenshuai.xi     MLOAD_TRIGGER_MAX,
196*53ee8cc1Swenshuai.xi }MLoad_Trigger_Sync;
197*53ee8cc1Swenshuai.xi 
198*53ee8cc1Swenshuai.xi typedef enum
199*53ee8cc1Swenshuai.xi {
200*53ee8cc1Swenshuai.xi     MLoad_WD_Timer_Reset_DMA = 0,
201*53ee8cc1Swenshuai.xi     MLoad_WD_Timer_Reset_MIU = 1,
202*53ee8cc1Swenshuai.xi     MLoad_WD_Timer_Reset_ALL = 3,
203*53ee8cc1Swenshuai.xi     MLoad_WD_Timer_Reset_MAX,
204*53ee8cc1Swenshuai.xi }MLoad_WD_Timer_Reset_Type;
205*53ee8cc1Swenshuai.xi 
206*53ee8cc1Swenshuai.xi MS_U16 Hal_XC_MLoad_get_status(void *pInstance);
207*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_on_off(void *pInstance, MS_BOOL bEn);
208*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_len(void *pInstance, MS_U16 u16Len);
209*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_depth(void *pInstance, MS_U16 u16depth);
210*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_miusel(void *pInstance, MS_U8 u8MIUSel);
211*53ee8cc1Swenshuai.xi MS_U8 Hal_XC_MLoad_get_miusel(void *pInstance);
212*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_base_addr(void *pInstance, MS_PHY u32addr);
213*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_trigger_timing(void *pInstance, MS_U16 u16sel);
214*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_opm_lock(void *pInstance, MS_U16 u16sel);
215*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_trigger_delay(void *pInstance, MS_U16 u16delay);
216*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_trig_p(void *pInstance, MS_U16 u16train, MS_U16 u16disp);
217*53ee8cc1Swenshuai.xi MS_BOOL Hal_XC_MLoad_get_trig_p(void *pInstance, MS_U16 *pu16Train, MS_U16 *pu16Disp);
218*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_Set_riu(void *pInstance, MS_BOOL bEn);
219*53ee8cc1Swenshuai.xi MS_BOOL Hal_XC_MLoad_GetCaps(void *pInstance);
220*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_riu_cs(void *pInstance, MS_BOOL bEn);
221*53ee8cc1Swenshuai.xi #define Hal_XC_MLoad_set_opm_arbiter_bypass(args...)
222*53ee8cc1Swenshuai.xi #define Hal_XC_MLoad_set_miu_bus_sel(args...)
223*53ee8cc1Swenshuai.xi #define Hal_XC_MLoad_enable_watch_dog(args...)
224*53ee8cc1Swenshuai.xi #define Hal_XC_MLoad_set_watch_dog_time_delay(args...)
225*53ee8cc1Swenshuai.xi #define Hal_XC_MLoad_enable_watch_dog_reset(args...)
226*53ee8cc1Swenshuai.xi 
227*53ee8cc1Swenshuai.xi 
228*53ee8cc1Swenshuai.xi MS_BOOL Hal_XC_MLG_GetCaps(void *pInstance);
229*53ee8cc1Swenshuai.xi MS_U16 Hal_XC_MLG_get_status(void *pInstance);
230*53ee8cc1Swenshuai.xi #define Hal_XC_MLG_set_on_off(args...)
231*53ee8cc1Swenshuai.xi #define Hal_XC_MLG_set_len(args...)
232*53ee8cc1Swenshuai.xi #define Hal_XC_MLG_set_depth(args...)
233*53ee8cc1Swenshuai.xi #define Hal_XC_MLG_set_base_addr(args...)
234*53ee8cc1Swenshuai.xi #define Hal_XC_MLG_set_trigger_timing(args...)
235*53ee8cc1Swenshuai.xi #define Hal_XC_MLG_set_trigger_delay(args...)
236*53ee8cc1Swenshuai.xi #define Hal_XC_MLG_set_init_addr(args...)
237*53ee8cc1Swenshuai.xi 
238*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_Enable_64BITS_COMMAND(void *pInstance,MS_BOOL bEn);
239*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_Enable_64BITS_SPREAD_MODE(void *pInstance,MS_BOOL bEn);
240*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_Command_Format_initial(void *pInstance);
241*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_Set_64Bits_MIU_Bus_Sel(void *pInstance);
242*53ee8cc1Swenshuai.xi MS_U64 Hal_XC_MLoad_Gen_64bits_spreadMode(void *pInstance,MS_U32 u32Addr, MS_U16 u16Data, MS_U16 u16Mask);
243*53ee8cc1Swenshuai.xi MS_U64 Hal_XC_MLoad_Gen_64bits_spreadMode_NonXC(void *pInstance,MS_U32 u32Bank,MS_U32 u32Addr, MS_U16 u16Data, MS_U16 u16Mask);
244*53ee8cc1Swenshuai.xi MS_BOOL Hal_XC_MLoad_parsing_64bits_spreadMode_NonXC(void *pInstance,MS_U64 u64Cmd, MS_U32 *u32Addr, MS_U16 *u16Data);
245*53ee8cc1Swenshuai.xi MS_U64 Hal_XC_MLoad_Gen_64bits_subBankMode(void *pInstance,MS_U32 u32Addr, MS_U16 u16Data, MS_U16 u16Mask);
246*53ee8cc1Swenshuai.xi MS_U32 Hal_XC_MLoad_Gen_32bits_subBankMode(void *pInstance,MS_U32 u32Addr, MS_U16 u16Data, MS_U16 u16Mask);
247*53ee8cc1Swenshuai.xi MS_BOOL Hal_XC_MLoad_parsing_32bits_subBankMode(void *pInstance, MS_U32 u32MloadData, MS_U32 *pu32Addr, MS_U16 *pu16Data);
248*53ee8cc1Swenshuai.xi MS_U16 Hal_XC_MLoad_Get_Depth(void *pInstance, MS_U16 u16CmdCnt);
249*53ee8cc1Swenshuai.xi 
250*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_trigger_sync(void *pInstance, MLoad_Trigger_Sync eTriggerSync);
251*53ee8cc1Swenshuai.xi void Hal_SC_ControlMloadTrig(void *pInstance);
252*53ee8cc1Swenshuai.xi void Hal_XC_MLoad_set_BitMask(void *pInstance,MS_BOOL enable);
253*53ee8cc1Swenshuai.xi #endif
254*53ee8cc1Swenshuai.xi 
255