1*53ee8cc1Swenshuai.xi //<MStar Software> 2*53ee8cc1Swenshuai.xi //****************************************************************************** 3*53ee8cc1Swenshuai.xi // MStar Software 4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved. 5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are 6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by 7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties. 8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all 9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written 10*53ee8cc1Swenshuai.xi // permission has been granted by MStar. 11*53ee8cc1Swenshuai.xi // 12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you 13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to 14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations: 15*53ee8cc1Swenshuai.xi // 16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar 17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof. 18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any 19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms. 20*53ee8cc1Swenshuai.xi // 21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be 22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar 23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties. 24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately 25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of 26*53ee8cc1Swenshuai.xi // such third party`s software. 27*53ee8cc1Swenshuai.xi // 28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as 29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s 30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any 31*53ee8cc1Swenshuai.xi // third party. 32*53ee8cc1Swenshuai.xi // 33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any 34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including 35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of 36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free 37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any 38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may 39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software. 40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or 41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or 42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use. 43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected 44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your 45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both 46*53ee8cc1Swenshuai.xi // parties in writing. 47*53ee8cc1Swenshuai.xi // 48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or 49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of 50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product 51*53ee8cc1Swenshuai.xi // ("Services"). 52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in 53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty 54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply. 55*53ee8cc1Swenshuai.xi // 56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels 57*53ee8cc1Swenshuai.xi // or otherwise: 58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service 59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification; 60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person, 61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance 62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or 63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right. 64*53ee8cc1Swenshuai.xi // 65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws 66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules. 67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally 68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association, 69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration 70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance 71*53ee8cc1Swenshuai.xi // with the said Rules. 72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall 73*53ee8cc1Swenshuai.xi // be English. 74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties. 75*53ee8cc1Swenshuai.xi // 76*53ee8cc1Swenshuai.xi //****************************************************************************** 77*53ee8cc1Swenshuai.xi //<MStar Software> 78*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 79*53ee8cc1Swenshuai.xi // 80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc. 81*53ee8cc1Swenshuai.xi // All rights reserved. 82*53ee8cc1Swenshuai.xi // 83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained 84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of 85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence 86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient. 87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure, 88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling, 89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential 90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the 91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom. 92*53ee8cc1Swenshuai.xi // 93*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 94*53ee8cc1Swenshuai.xi 95*53ee8cc1Swenshuai.xi #ifndef _HAL_HVD_H_ 96*53ee8cc1Swenshuai.xi #define _HAL_HVD_H_ 97*53ee8cc1Swenshuai.xi #if (!defined(MSOS_TYPE_NUTTX) && !defined(MSOS_TYPE_OPTEE)) || defined(SUPPORT_X_MODEL_FEATURE) 98*53ee8cc1Swenshuai.xi 99*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 100*53ee8cc1Swenshuai.xi // Macro and Define 101*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 102*53ee8cc1Swenshuai.xi // Feature 103*53ee8cc1Swenshuai.xi #define HAL_HVD_ENABLE_MUTEX_PROTECT HVD_ENABLE_MUTEX_PROTECT 104*53ee8cc1Swenshuai.xi #define HAL_HVD_ENABLE_MIU_PROTECT HVD_ENABLE_MIU_RST_PROTECT 105*53ee8cc1Swenshuai.xi #define HAL_HVD_ENABLE_VPU_CMD 1 106*53ee8cc1Swenshuai.xi #define HAL_CHIP_SUPPORT_EVD 107*53ee8cc1Swenshuai.xi 108*53ee8cc1Swenshuai.xi // MBox type of FW cmd 109*53ee8cc1Swenshuai.xi #if (HAL_HVD_ENABLE_VPU_CMD) 110*53ee8cc1Swenshuai.xi #define HAL_HVD_CMD_MBOX E_HVD_VPU_HI_0 111*53ee8cc1Swenshuai.xi #define HAL_HVD_CMD_ARG_MBOX E_HVD_VPU_HI_1 112*53ee8cc1Swenshuai.xi #else 113*53ee8cc1Swenshuai.xi #define HAL_HVD_CMD_MBOX E_HVD_HI_0 114*53ee8cc1Swenshuai.xi #define HAL_HVD_CMD_ARG_MBOX E_HVD_HI_1 115*53ee8cc1Swenshuai.xi #endif 116*53ee8cc1Swenshuai.xi // MBox other usages 117*53ee8cc1Swenshuai.xi #define HAL_HVD_REG_ISR_VPU E_HVD_VPU_RISC_1 118*53ee8cc1Swenshuai.xi #define HAL_HVD_REG_FW_STATE E_HVD_RISC_0 119*53ee8cc1Swenshuai.xi #define HAL_HVD_REG_ISR_HVD E_HVD_RISC_1 120*53ee8cc1Swenshuai.xi #define HAL_HVD_REG_DISP_INFO_COPYED E_HVD_RISC_1 121*53ee8cc1Swenshuai.xi #define HAL_HVD_REG_DISP_INFO_CHANGE E_HVD_RISC_1 122*53ee8cc1Swenshuai.xi #define HAL_HVD_REG_DISP_CTL E_HVD_HI_0 123*53ee8cc1Swenshuai.xi 124*53ee8cc1Swenshuai.xi #define PRESET_ONE_PENDING_BUFFER (1 << 0) /// For AVC, one pending buffer mode, reduce from two to one 125*53ee8cc1Swenshuai.xi #define PRESET_FRAMERATE_HANDLING (1 << 1) /// For AVC, Handle frame rate by input frame rate when sequence did not have frame rate info. 126*53ee8cc1Swenshuai.xi 127*53ee8cc1Swenshuai.xi #if defined(CHIP_T3) 128*53ee8cc1Swenshuai.xi // patch for HW bug 129*53ee8cc1Swenshuai.xi #define HVD_MIU1_BASE_ADDRESS 0x08000000UL//0x10000000UL 130*53ee8cc1Swenshuai.xi #else // CHIP_U3 131*53ee8cc1Swenshuai.xi #define HVD_MIU1_BASE_ADDRESS 0x08000000UL 132*53ee8cc1Swenshuai.xi #endif 133*53ee8cc1Swenshuai.xi 134*53ee8cc1Swenshuai.xi #define HVD_RV_BROKENBYUS_BIT 29 135*53ee8cc1Swenshuai.xi 136*53ee8cc1Swenshuai.xi #ifdef VDEC3 137*53ee8cc1Swenshuai.xi #define HAL_HVD_INVALID_BBU_ID 0xFFFFFFFF 138*53ee8cc1Swenshuai.xi #endif 139*53ee8cc1Swenshuai.xi 140*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 141*53ee8cc1Swenshuai.xi // Type and Structure 142*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 143*53ee8cc1Swenshuai.xi 144*53ee8cc1Swenshuai.xi typedef enum 145*53ee8cc1Swenshuai.xi { 146*53ee8cc1Swenshuai.xi E_HVD_HI_0, 147*53ee8cc1Swenshuai.xi E_HVD_HI_1, 148*53ee8cc1Swenshuai.xi E_HVD_RISC_0, 149*53ee8cc1Swenshuai.xi E_HVD_RISC_1, 150*53ee8cc1Swenshuai.xi E_HVD_VPU_HI_0, 151*53ee8cc1Swenshuai.xi E_HVD_VPU_HI_1, 152*53ee8cc1Swenshuai.xi E_HVD_VPU_RISC_0, 153*53ee8cc1Swenshuai.xi E_HVD_VPU_RISC_1, 154*53ee8cc1Swenshuai.xi } HVD_MBOX_TYPE; 155*53ee8cc1Swenshuai.xi 156*53ee8cc1Swenshuai.xi typedef enum 157*53ee8cc1Swenshuai.xi { 158*53ee8cc1Swenshuai.xi //Support TSP/TS/File mode 159*53ee8cc1Swenshuai.xi E_HAL_HVD_MAIN_STREAM, 160*53ee8cc1Swenshuai.xi 161*53ee8cc1Swenshuai.xi //Only support file mode 162*53ee8cc1Swenshuai.xi E_HAL_HVD_SUB_STREAM, 163*53ee8cc1Swenshuai.xi 164*53ee8cc1Swenshuai.xi //Only support MVC mode 165*53ee8cc1Swenshuai.xi E_HAL_HVD_MVC_STREAM, 166*53ee8cc1Swenshuai.xi 167*53ee8cc1Swenshuai.xi #ifdef VDEC3 168*53ee8cc1Swenshuai.xi E_HAL_HVD_N_STREAM, 169*53ee8cc1Swenshuai.xi #endif 170*53ee8cc1Swenshuai.xi } HAL_HVD_StreamType; 171*53ee8cc1Swenshuai.xi 172*53ee8cc1Swenshuai.xi #ifdef VDEC3 173*53ee8cc1Swenshuai.xi typedef enum 174*53ee8cc1Swenshuai.xi { 175*53ee8cc1Swenshuai.xi E_HAL_HVD_AVC, 176*53ee8cc1Swenshuai.xi E_HAL_HVD_AVS, 177*53ee8cc1Swenshuai.xi E_HAL_HVD_RM, 178*53ee8cc1Swenshuai.xi E_HAL_HVD_MVC, 179*53ee8cc1Swenshuai.xi E_HAL_HVD_VP8, 180*53ee8cc1Swenshuai.xi E_HAL_HVD_MJPEG, 181*53ee8cc1Swenshuai.xi E_HAL_HVD_VP6, 182*53ee8cc1Swenshuai.xi E_HAL_HVD_HEVC, 183*53ee8cc1Swenshuai.xi E_HAL_HVD_VP9, 184*53ee8cc1Swenshuai.xi E_HAL_HVD_HEVC_DV, 185*53ee8cc1Swenshuai.xi E_HAL_HVD_NONE, 186*53ee8cc1Swenshuai.xi } HAL_HVD_CodecType; 187*53ee8cc1Swenshuai.xi 188*53ee8cc1Swenshuai.xi typedef enum 189*53ee8cc1Swenshuai.xi { 190*53ee8cc1Swenshuai.xi E_HAL_HVD_STATE_STOP, 191*53ee8cc1Swenshuai.xi E_HAL_HVD_STATE_RUNNING, 192*53ee8cc1Swenshuai.xi E_HAL_HVD_STATE_PAUSING, 193*53ee8cc1Swenshuai.xi E_HAL_HVD_STATE_PAUSE_DONE 194*53ee8cc1Swenshuai.xi } HAL_HVD_Task_State; 195*53ee8cc1Swenshuai.xi 196*53ee8cc1Swenshuai.xi #endif 197*53ee8cc1Swenshuai.xi 198*53ee8cc1Swenshuai.xi typedef struct 199*53ee8cc1Swenshuai.xi { 200*53ee8cc1Swenshuai.xi HAL_HVD_StreamId eStreamId; 201*53ee8cc1Swenshuai.xi MS_BOOL bUsed; 202*53ee8cc1Swenshuai.xi MS_BOOL bDispOutSide; 203*53ee8cc1Swenshuai.xi MS_PHY u32PTSPreWptr; 204*53ee8cc1Swenshuai.xi MS_U32 u32PTSByteCnt; 205*53ee8cc1Swenshuai.xi MS_U32 u32BBUWptr; 206*53ee8cc1Swenshuai.xi MS_U32 u32BBUEntryNum; 207*53ee8cc1Swenshuai.xi MS_U32 u32BBUEntryNumTH; 208*53ee8cc1Swenshuai.xi MS_U32 u32DispQIndex; 209*53ee8cc1Swenshuai.xi MS_U32 u32PrivateData; 210*53ee8cc1Swenshuai.xi MS_U32 u32FreeData; 211*53ee8cc1Swenshuai.xi MS_U32 u32RegBase; 212*53ee8cc1Swenshuai.xi #ifdef VDEC3 213*53ee8cc1Swenshuai.xi HAL_HVD_CodecType u32CodecType; 214*53ee8cc1Swenshuai.xi HAL_HVD_Task_State ePpTaskState; 215*53ee8cc1Swenshuai.xi MS_S32 s32HvdPpTaskId; 216*53ee8cc1Swenshuai.xi #endif 217*53ee8cc1Swenshuai.xi } HVD_EX_Stream; 218*53ee8cc1Swenshuai.xi 219*53ee8cc1Swenshuai.xi typedef struct 220*53ee8cc1Swenshuai.xi { 221*53ee8cc1Swenshuai.xi MS_BOOL bColocateBBUMode; 222*53ee8cc1Swenshuai.xi 223*53ee8cc1Swenshuai.xi }HVD_EX_PreSet; 224*53ee8cc1Swenshuai.xi 225*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 226*53ee8cc1Swenshuai.xi // Function and Variable 227*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------------------------- 228*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_InitHW(MS_U32 u32Id,VPU_EX_DecoderType DecoderType); 229*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_DeinitHW(MS_U32 u32Id); 230*53ee8cc1Swenshuai.xi void HAL_HVD_EX_FlushMemory(void); 231*53ee8cc1Swenshuai.xi void HAL_HVD_EX_ReadMemory(void); 232*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SetDrvCtrlsBase(HVD_EX_Drv_Ctrl *pHVDCtrlsBase); 233*53ee8cc1Swenshuai.xi void HAL_HVD_EX_CheckMIUSel(MS_BOOL bChange); 234*53ee8cc1Swenshuai.xi MS_U32 HAL_HVD_EX_GetHWVersionID(void); 235*53ee8cc1Swenshuai.xi HAL_HVD_StreamId HAL_HVD_EX_GetFreeStream(HAL_HVD_StreamType eStreamType); 236*53ee8cc1Swenshuai.xi void HAL_HVD_EX_PowerCtrl(MS_U32 u32Id , MS_BOOL bEnable); 237*53ee8cc1Swenshuai.xi void HAL_HVD_EX_InitRegBase(MS_VIRT u32RegBase); 238*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_InitVariables(MS_U32 u32Id); 239*53ee8cc1Swenshuai.xi #ifdef VDEC3 240*53ee8cc1Swenshuai.xi MS_U32 HAL_HVD_EX_GetBBUId(MS_U32 u32Id); 241*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_FreeBBUId(MS_U32 u32Id, MS_U32 u32BBUId); 242*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_ClearBBUSetting(MS_U32 u32Id, MS_U32 u32BBUId); 243*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_InitShareMem(MS_U32 u32Id, MS_BOOL bFWdecideFB, MS_BOOL bCMAUsed); 244*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_InitRegCPU(MS_U32 u32Id, MS_BOOL bFWdecideFB); 245*53ee8cc1Swenshuai.xi #else 246*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_InitShareMem(MS_U32 u32Id); 247*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_InitRegCPU(MS_U32 u32Id); 248*53ee8cc1Swenshuai.xi #endif 249*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_SetData(MS_U32 u32Id, HVD_SetData u32type, MS_VIRT u32Data); 250*53ee8cc1Swenshuai.xi MS_VIRT HAL_HVD_EX_GetData(MS_U32 u32Id, HVD_GetData eType); 251*53ee8cc1Swenshuai.xi MS_S64 HAL_HVD_EX_GetData_EX(MS_U32 u32Id, HVD_GetData eType); 252*53ee8cc1Swenshuai.xi MS_VIRT HAL_HVD_EX_GetShmAddr(MS_U32 u32Id); 253*53ee8cc1Swenshuai.xi MS_VIRT HAL_HVD_EX_GetDispQExtShmAddr(MS_U32 u32Id); 254*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_GetFrmRateIsSupported(MS_U32 u32Id, MS_U16 u16HSize, MS_U16 u16VSize, MS_U32 u32FrmRate); 255*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_SetCmd(MS_U32 u32Id, HVD_User_Cmd eUsrCmd, MS_U32 u32CmdArg); 256*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_DeInit(MS_U32 u32Id); 257*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_PushPacket(MS_U32 u32Id, HVD_BBU_Info *pInfo); 258*53ee8cc1Swenshuai.xi void HAL_HVD_EX_EnableISR(MS_U32 u32Id, MS_BOOL bEnable); 259*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SetForceISR(MS_U32 u32Id, MS_BOOL bEnable); 260*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SetClearISR(HWDEC_ISR_TYPE eISRType); 261*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_IsISROccured(MS_U32 u32Id); 262*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_IsEnableISR(MS_U32 u32Id); 263*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_IsAlive(MS_U32 u32Id); 264*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_RstPTSCtrlVariable(MS_U32 u32Id); 265*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_FlushRstShareMem(MS_U32 u32Id); 266*53ee8cc1Swenshuai.xi void HAL_HVD_EX_UartSwitch2FW(MS_BOOL bEnable); 267*53ee8cc1Swenshuai.xi MS_U32 HAL_HVD_EX_GetData_Dbg(MS_U32 u32Addr); 268*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SetData_Dbg(MS_U32 u32Addr, MS_U32 u32Data); 269*53ee8cc1Swenshuai.xi MS_U16 HAL_HVD_EX_GetCorretClock(MS_U16 u16Clock); 270*53ee8cc1Swenshuai.xi void HAL_HVD_EX_UpdateESWptr_Fire(MS_U32 u32Id); 271*53ee8cc1Swenshuai.xi void HAL_HVD_EX_MVD_PowerCtrl(MS_BOOL bEnable); 272*53ee8cc1Swenshuai.xi void HAL_HVD_EX_Dump_FW_Status(MS_U32 u32Id); 273*53ee8cc1Swenshuai.xi void HAL_HVD_EX_Dump_HW_Status(MS_U32 u32Num); 274*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SetMiuBurstLevel(HVD_EX_Drv_Ctrl *pDrvCtrl, HVD_MIU_Burst_Cnt_Ctrl eMiuBurstCntCtrl); 275*53ee8cc1Swenshuai.xi void HVD_EX_SetRstFlag(MS_BOOL bRst); 276*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_DispFrameAllViewed(MS_U32 u32Id); 277*53ee8cc1Swenshuai.xi MS_U8 _HVD_EX_GetStreamIdx(MS_U32 u32Id); 278*53ee8cc1Swenshuai.xi MS_U32 HAL_HVD_EX_GetDVSupportProfiles(void); 279*53ee8cc1Swenshuai.xi MS_U32 HAL_HVD_EX_GetDVSupportHighestLevel(MS_U32 u32DV_Stream_Profile); 280*53ee8cc1Swenshuai.xi 281*53ee8cc1Swenshuai.xi #if HVD_ENABLE_MVC 282*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_CheckMVCID(MS_U32 u32Id); 283*53ee8cc1Swenshuai.xi VDEC_EX_View HAL_HVD_EX_GetView(MS_U32 u32Id); 284*53ee8cc1Swenshuai.xi #endif ///HVD_ENABLE_MVC 285*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_Init_Share_Mem(void); 286*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SpareBandwidth(MS_U32 u32Id); 287*53ee8cc1Swenshuai.xi void HAL_HVD_EX_PowerSaving(MS_U32 u32Id); 288*53ee8cc1Swenshuai.xi MS_U32 HAL_HVD_EX_GetDispFrmNum(MS_U32 u32Id); 289*53ee8cc1Swenshuai.xi HVD_Return HAL_HVD_EX_SetHVDColBBUMode(MS_U32 u32Id, MS_BOOL bEnable); 290*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SetHwRegBase(MS_U32 u32Id, MS_U32 u32ModeFlag); 291*53ee8cc1Swenshuai.xi #if SUPPORT_EVD 292*53ee8cc1Swenshuai.xi void HAL_EVD_EX_ClearTSPInput(MS_U32 u32Id); 293*53ee8cc1Swenshuai.xi MS_BOOL HAL_EVD_EX_DeinitHW(MS_U32 u32Id); 294*53ee8cc1Swenshuai.xi #endif 295*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_GetSupport2ndMVOPInterface(void); 296*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SetNalTblAddr(MS_U32 u32Id); 297*53ee8cc1Swenshuai.xi void HAL_HVD_EX_SetPreCtrlVariables(MS_U32 u32Id,MS_VIRT drvprectrl); 298*53ee8cc1Swenshuai.xi MS_BOOL HAL_HVD_EX_Is_RM_Supported(MS_U32 u32Id); 299*53ee8cc1Swenshuai.xi void HAL_HVD_MVDMiuClientSel(MS_U8 u8MiuSel); 300*53ee8cc1Swenshuai.xi typedef enum 301*53ee8cc1Swenshuai.xi { 302*53ee8cc1Swenshuai.xi E_BBU_FSM_START = 0, 303*53ee8cc1Swenshuai.xi E_BBU_FSM_0, 304*53ee8cc1Swenshuai.xi E_BBU_FSM_00, 305*53ee8cc1Swenshuai.xi E_BBU_FSM_001, 306*53ee8cc1Swenshuai.xi } VDEC_EX_BBU_FSM_STATE; 307*53ee8cc1Swenshuai.xi 308*53ee8cc1Swenshuai.xi 309*53ee8cc1Swenshuai.xi void HAL_HVD_EX_BBU_Proc(MS_U32 u32Id); 310*53ee8cc1Swenshuai.xi void HAL_HVD_EX_BBU_StopProc(MS_U32 u32Id); 311*53ee8cc1Swenshuai.xi 312*53ee8cc1Swenshuai.xi MS_U32 HAL_HVD_EX_Get_DV_Support_Profiles(void); 313*53ee8cc1Swenshuai.xi DV_Stream_Level HAL_HVD_EX_Get_DV_Support_Highest_Level(DV_Stream_Profile pDV_Stream_Profile); 314*53ee8cc1Swenshuai.xi #endif 315*53ee8cc1Swenshuai.xi #endif // _HAL_HVD_H_ 316