xref: /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7821/vpu_ex/controller.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi #ifndef _CONTROL_H_
96*53ee8cc1Swenshuai.xi #define _CONTROL_H_
97*53ee8cc1Swenshuai.xi 
98*53ee8cc1Swenshuai.xi extern void CTL_main( void *pvParameters );
99*53ee8cc1Swenshuai.xi extern void CTL_Init(void);
100*53ee8cc1Swenshuai.xi extern void CTL_Deinit(void);
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #define CTL_VERSION         0x14063017
103*53ee8cc1Swenshuai.xi #define CTL_INFO_ADDR         0x0
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi // _ctl_info statue
106*53ee8cc1Swenshuai.xi #define CTL_STU_NONE         0
107*53ee8cc1Swenshuai.xi #define CTL_STU_INIT         1
108*53ee8cc1Swenshuai.xi #define CTL_STU_TASK         2
109*53ee8cc1Swenshuai.xi 
110*53ee8cc1Swenshuai.xi // _ctl_info task_statue[x]
111*53ee8cc1Swenshuai.xi #define CTL_TASK_NONE       0
112*53ee8cc1Swenshuai.xi #define CTL_TASK_CREATE     1  // task has already created by controller
113*53ee8cc1Swenshuai.xi #define CTL_TASK_CMDRDY     2  // task has already inited and ready to get command
114*53ee8cc1Swenshuai.xi 
115*53ee8cc1Swenshuai.xi // _ctl_info task_mode
116*53ee8cc1Swenshuai.xi #define CTL_MODE_NORMAL                  0
117*53ee8cc1Swenshuai.xi #define CTL_MODE_3DWMV                 1  // 3d wmv
118*53ee8cc1Swenshuai.xi #define CTL_MODE_3DTV                  2  // mpeg2+h.264
119*53ee8cc1Swenshuai.xi #define CTL_MODE_3DTV_PROG             3  // Korea 3DTV forced progressive mode
120*53ee8cc1Swenshuai.xi #define CTL_MODE_ONE_STC               4  // only one STC, sub view sync main stc
121*53ee8cc1Swenshuai.xi #define CTL_MODE_SWITCH_STC            5  // switch target STC , main view sync sub stc and  sub view sync main stc
122*53ee8cc1Swenshuai.xi #define CTL_MODE_3DTV_TWO_PITCH        6  //Korea 3DTV, 2nd pitch enabled for 3DLR
123*53ee8cc1Swenshuai.xi #define CTL_MODE_3DTV_PROG_TWO_PITCH   7  // Korea 3DTV PROG, 2nd pitch enabled for 3DLR
124*53ee8cc1Swenshuai.xi #define CTL_MODE_SEC_MCU               8
125*53ee8cc1Swenshuai.xi 
126*53ee8cc1Swenshuai.xi //fw allocate dram
127*53ee8cc1Swenshuai.xi #if defined(SUPPORT_NEW_MEM_LAYOUT)
128*53ee8cc1Swenshuai.xi #define DRAM_OFFSET 0x20000     // starts from 0xB0000+0x20000
129*53ee8cc1Swenshuai.xi #elif (SUPPORT_EVD) // Local FPGA verification
130*53ee8cc1Swenshuai.xi #define DRAM_START 0x100000
131*53ee8cc1Swenshuai.xi #else  //For HVD and MVD, or real chip verification
132*53ee8cc1Swenshuai.xi #define DRAM_START 0xA0000
133*53ee8cc1Swenshuai.xi #endif // #if defined(SUPPORT_NEW_MEM_LAYOUT)
134*53ee8cc1Swenshuai.xi 
135*53ee8cc1Swenshuai.xi #if defined(SUPPORT_NEW_MEM_LAYOUT)
136*53ee8cc1Swenshuai.xi   #if defined(SUPPORT_EVD) && (SUPPORT_EVD==1)
137*53ee8cc1Swenshuai.xi   #define HEAP_START 0xD0000
138*53ee8cc1Swenshuai.xi   #else
139*53ee8cc1Swenshuai.xi   #define HEAP_START 0xC0000
140*53ee8cc1Swenshuai.xi   #endif
141*53ee8cc1Swenshuai.xi #else
142*53ee8cc1Swenshuai.xi   #define HEAP_START 0xA0000
143*53ee8cc1Swenshuai.xi #endif
144*53ee8cc1Swenshuai.xi 
145*53ee8cc1Swenshuai.xi #define VSYNC_BRIDGE_OFFSET 0x1FA00
146*53ee8cc1Swenshuai.xi 
147*53ee8cc1Swenshuai.xi 
148*53ee8cc1Swenshuai.xi #if defined(SUPPORT_VDEC_STR)
149*53ee8cc1Swenshuai.xi /*
150*53ee8cc1Swenshuai.xi     | STR_FLAG : 16byte | CTL_CMD : 15 set | MAIN_CMD : 120 set | SUB_CMD : 120 set |
151*53ee8cc1Swenshuai.xi 
152*53ee8cc1Swenshuai.xi     1 set = 16 byte
153*53ee8cc1Swenshuai.xi     total str buffer ~ 4k
154*53ee8cc1Swenshuai.xi */
155*53ee8cc1Swenshuai.xi 
156*53ee8cc1Swenshuai.xi #define VDEC_STR_ALIGN  16
157*53ee8cc1Swenshuai.xi #define VDEC_STR_CTL_CMD_RESERVERD  8
158*53ee8cc1Swenshuai.xi #define VDEC_STR_CMD_RESERVERD 120
159*53ee8cc1Swenshuai.xi 
160*53ee8cc1Swenshuai.xi #define VDEC_STR_BUFFER_START      0x2B0000
161*53ee8cc1Swenshuai.xi #define VDEC_STR_MAIN_CTL_CMD_BUF  (VDEC_STR_BUFFER_START + VDEC_STR_ALIGN)
162*53ee8cc1Swenshuai.xi #define VDEC_STR_SUB_CTL_CMD_BUF   (VDEC_STR_MAIN_CTL_CMD_BUF + (VDEC_STR_ALIGN * VDEC_STR_CTL_CMD_RESERVERD))
163*53ee8cc1Swenshuai.xi #define VDEC_STR_MAIN_CMD_BUF      (VDEC_STR_SUB_CTL_CMD_BUF  + (VDEC_STR_ALIGN * VDEC_STR_CTL_CMD_RESERVERD))
164*53ee8cc1Swenshuai.xi #define VDEC_STR_SUB_CMD_BUF      (VDEC_STR_MAIN_CMD_BUF + (VDEC_STR_ALIGN * VDEC_STR_CMD_RESERVERD))
165*53ee8cc1Swenshuai.xi 
166*53ee8cc1Swenshuai.xi #define VDEC_STR_MAIN_WORK         VDEC_STR_BUFFER_START
167*53ee8cc1Swenshuai.xi #define VDEC_STR_SUB_WORK          VDEC_STR_BUFFER_START+0x1
168*53ee8cc1Swenshuai.xi #define VDEC_STR_MAIN_RESUME       VDEC_STR_BUFFER_START+0x2
169*53ee8cc1Swenshuai.xi #define VDEC_STR_SUB_RESUME        VDEC_STR_BUFFER_START+0x3
170*53ee8cc1Swenshuai.xi #define VDEC_STR_MAIN_CTL_CMD_COUNT    VDEC_STR_BUFFER_START+0x4
171*53ee8cc1Swenshuai.xi #define VDEC_STR_SUB_CTL_CMD_COUNT     VDEC_STR_BUFFER_START+0x5
172*53ee8cc1Swenshuai.xi #define VDEC_STR_MAIN_CMD_COUNT        VDEC_STR_BUFFER_START+0x6
173*53ee8cc1Swenshuai.xi #define VDEC_STR_SUB_CMD_COUNT         VDEC_STR_BUFFER_START+0x8  //0x7 for VDEC_UNMUTE_BYTE
174*53ee8cc1Swenshuai.xi 
175*53ee8cc1Swenshuai.xi #define VDEC_STR_CMD     4
176*53ee8cc1Swenshuai.xi #define VDEC_STR_ARG0    8
177*53ee8cc1Swenshuai.xi #define VDEC_STR_ARG1    9
178*53ee8cc1Swenshuai.xi #define VDEC_STR_ARG2    10
179*53ee8cc1Swenshuai.xi #define VDEC_STR_ARG3    11
180*53ee8cc1Swenshuai.xi #define VDEC_STR_ARG4    12
181*53ee8cc1Swenshuai.xi #define VDEC_STR_ARG5    13
182*53ee8cc1Swenshuai.xi 
183*53ee8cc1Swenshuai.xi #define VDEC_STR_MVD 1
184*53ee8cc1Swenshuai.xi #define VDEC_STR_HVD 2
185*53ee8cc1Swenshuai.xi 
186*53ee8cc1Swenshuai.xi #define VDEC_UNMUTE_BYTE  7
187*53ee8cc1Swenshuai.xi 
188*53ee8cc1Swenshuai.xi #endif
189*53ee8cc1Swenshuai.xi /* Structure defination */
190*53ee8cc1Swenshuai.xi struct _ctl_info {
191*53ee8cc1Swenshuai.xi     const unsigned int readonly[4];       // CTL_INFO_ADDR + 0x00 read only for tag.
192*53ee8cc1Swenshuai.xi     unsigned int vpu_clk;                 // CTL_INFO_ADDR + 0x10 reserved for driver to fw message.(VDEC CPU clock)
193*53ee8cc1Swenshuai.xi     unsigned int ctl_interface;           // CTL_INFO_ADDR + 0x14 driver interface(read only)
194*53ee8cc1Swenshuai.xi     unsigned int heap_size[2];            // CTL_INFO_ADDR + 0x18 heap size available for each task
195*53ee8cc1Swenshuai.xi     unsigned int verion;                  // CTL_INFO_ADDR + 0x20
196*53ee8cc1Swenshuai.xi     unsigned int statue;                  // CTL_INFO_ADDR + 0x24
197*53ee8cc1Swenshuai.xi     unsigned int last_ctl_cmd;            // CTL_INFO_ADDR + 0x28
198*53ee8cc1Swenshuai.xi     unsigned int last_ctl_arg;            // CTL_INFO_ADDR + 0x2C
199*53ee8cc1Swenshuai.xi     unsigned int task_statue[4];          // CTL_INFO_ADDR + 0x30 fixed to 4 elements for alignment
200*53ee8cc1Swenshuai.xi     unsigned int task_single;             // CTL_INFO_ADDR + 0x40
201*53ee8cc1Swenshuai.xi     unsigned short task_mode[2];          // CTL_INFO_ADDR + 0x44 0:normal 1:3d WMV 2:korea 3d TV
202*53ee8cc1Swenshuai.xi     unsigned int burst_mode;              // CTL_INFO_ADDR + 0x48 0:normal 1:burst cmd
203*53ee8cc1Swenshuai.xi     unsigned char task_hvd;               // CTL_INFO_ADDR + 0x4c
204*53ee8cc1Swenshuai.xi     unsigned char task_mvd;               // CTL_INFO_ADDR + 0x4d
205*53ee8cc1Swenshuai.xi     unsigned short u16TaskFeature;        // CTL_INFO_ADDR + 0x4e
206*53ee8cc1Swenshuai.xi     unsigned int u32Reserved;             // CTL_INFO_ADDR + 0x50 reserved
207*53ee8cc1Swenshuai.xi     unsigned int u32TaskShareInfoAddr[4]; // CTL_INFO_ADDR + 0x54 offset from FW beginning
208*53ee8cc1Swenshuai.xi     unsigned int u32VsyncBridgeAddr;      // CTL_INFO_ADDR + 0x64
209*53ee8cc1Swenshuai.xi     unsigned int FB_ADDRESS;              // CTL_INFO_ADDR + 0x68 , this value is offset of miu, unit is byte
210*53ee8cc1Swenshuai.xi     unsigned int FB_Total_SIZE;           // CTL_INFO_ADDR + 0x6C , unit is byte
211*53ee8cc1Swenshuai.xi     unsigned int FB_Used_SIZE;            // CTL_INFO_ADDR + 0x70 , unit is byte
212*53ee8cc1Swenshuai.xi } ;
213*53ee8cc1Swenshuai.xi 
214*53ee8cc1Swenshuai.xi 
215*53ee8cc1Swenshuai.xi extern struct _ctl_info *g_ctl_ptr;
216*53ee8cc1Swenshuai.xi extern unsigned char Wakeup_Controller(unsigned char ISR);
217*53ee8cc1Swenshuai.xi extern unsigned char CTL_burst_cmd(unsigned int cmd, unsigned int arg);
218*53ee8cc1Swenshuai.xi 
219*53ee8cc1Swenshuai.xi 
220*53ee8cc1Swenshuai.xi 
221*53ee8cc1Swenshuai.xi #endif // _CONTROL_H_
222*53ee8cc1Swenshuai.xi 
223