xref: /utopia/UTPA2-700.0.x/modules/vdec_lite/drv/hvd_lite/drvHVD_EX.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// @file   drvHVD.h
98*53ee8cc1Swenshuai.xi /// @brief  HVD Driver Interface
99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
100*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #ifndef _DRV_HVD_H_
103*53ee8cc1Swenshuai.xi #define _DRV_HVD_H_
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi #ifdef __cplusplus
106*53ee8cc1Swenshuai.xi extern "C"
107*53ee8cc1Swenshuai.xi {
108*53ee8cc1Swenshuai.xi #endif
109*53ee8cc1Swenshuai.xi 
110*53ee8cc1Swenshuai.xi #if (!defined(MSOS_TYPE_NUTTX) && !defined(MSOS_TYPE_OPTEE)) || defined(SUPPORT_X_MODEL_FEATURE)
111*53ee8cc1Swenshuai.xi 
112*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
113*53ee8cc1Swenshuai.xi //  Driver Capability
114*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
115*53ee8cc1Swenshuai.xi 
116*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
117*53ee8cc1Swenshuai.xi //  Macro and Define
118*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
119*53ee8cc1Swenshuai.xi #define MSIF_HVD_LIB_CODE                     {'H','V','D','_'}    //Lib code
120*53ee8cc1Swenshuai.xi #define MSIF_HVD_LIBVER                       {'0','C'}            //LIB version     0.0 ~ Z.Z
121*53ee8cc1Swenshuai.xi #define MSIF_HVD_BUILDNUM                     {'0','2'}            //Build Number    00 ~ 99
122*53ee8cc1Swenshuai.xi #define MSIF_HVD_CHANGELIST                   {'0','0','6','4','4','6','7','9'} //P4 ChangeList Number
123*53ee8cc1Swenshuai.xi 
124*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
125*53ee8cc1Swenshuai.xi /// @brief \b HVD_DRV_VERSION : HVD Version
126*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
127*53ee8cc1Swenshuai.xi #define HVD_DRV_VERSION                 /* Character String for DRV/API version             */  \
128*53ee8cc1Swenshuai.xi     MSIF_TAG,                           /* 'MSIF'                                           */  \
129*53ee8cc1Swenshuai.xi     MSIF_CLASS,                         /* '00'                                             */  \
130*53ee8cc1Swenshuai.xi     MSIF_CUS,                           /* 0x0000                                           */  \
131*53ee8cc1Swenshuai.xi     MSIF_MOD,                           /* 0x0000                                           */  \
132*53ee8cc1Swenshuai.xi     MSIF_CHIP,                                                                                  \
133*53ee8cc1Swenshuai.xi     MSIF_CPU,                                                                                   \
134*53ee8cc1Swenshuai.xi     MSIF_HVD_LIB_CODE,                  /* IP__                                             */  \
135*53ee8cc1Swenshuai.xi     MSIF_HVD_LIBVER,                    /* 0.0 ~ Z.Z                                        */  \
136*53ee8cc1Swenshuai.xi     MSIF_HVD_BUILDNUM,                  /* 00 ~ 99                                          */  \
137*53ee8cc1Swenshuai.xi     MSIF_HVD_CHANGELIST,                /* CL#                                              */  \
138*53ee8cc1Swenshuai.xi     MSIF_OS
139*53ee8cc1Swenshuai.xi 
140*53ee8cc1Swenshuai.xi #define HVD_INIT_HW_MASK                            BMASK(3:0)         ///< HW Type
141*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_AVC                             BITS(3:0, 0)   ///< HW deflaut: AVC 0X00
142*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_AVS                             BITS(3:0, 1)   ///< HW : AVS 0X01
143*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_RM                              BITS(3:0, 2)   ///< HW: RM 0X10
144*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_MVC                             BITS(3:0, 3)   ///< HW: RM 0X11
145*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_VP8                             BITS(3:0, 4)   ///< HW: VP8 0X100
146*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_MJPEG                           BITS(3:0, 5)   ///< HW: MJPEG 0x101
147*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_VP6                             BITS(3:0, 6)   ///< HW: VP6 0x110
148*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_HEVC                            BITS(3:0, 7)   ///< HW: HEVC 0x111
149*53ee8cc1Swenshuai.xi     #define HVD_INIT_HW_VP9                             BITS(3:0, 8)   ///< HW: VP9 0x1000
150*53ee8cc1Swenshuai.xi #define HVD_INIT_MAIN_MASK                          BMASK(5:4)         ///< main type
151*53ee8cc1Swenshuai.xi     #define HVD_INIT_MAIN_FILE_RAW                      BITS(5:4, 0)   ///< main type: default: 0X00
152*53ee8cc1Swenshuai.xi     #define HVD_INIT_MAIN_FILE_TS                       BITS(5:4, 1)   ///< main type: 0X01
153*53ee8cc1Swenshuai.xi     #define HVD_INIT_MAIN_LIVE_STREAM                   BITS(5:4, 2)   ///< main type: 0X10
154*53ee8cc1Swenshuai.xi #define HVD_INIT_INPUT_MASK                         BMASK(6:6)         ///< process path for filling BBU table:  file mode. use drive; TSP: use tsp mode
155*53ee8cc1Swenshuai.xi     #define HVD_INIT_INPUT_TSP                          BITS(6:6, 0)   ///< tsp input( default)
156*53ee8cc1Swenshuai.xi     #define HVD_INIT_INPUT_DRV                          BITS(6:6, 1)   ///< driver input
157*53ee8cc1Swenshuai.xi #define HVD_INIT_START_CODE_MASK                    BMASK(7:7)         ///< AVC FILE MODE ONLY: mkv, mp4 container use.
158*53ee8cc1Swenshuai.xi     #define HVD_INIT_START_CODE_REMAINED                BITS(7:7, 0)   ///< start code remained.(Defualt)
159*53ee8cc1Swenshuai.xi     #define HVD_INIT_START_CODE_REMOVED                 BITS(7:7, 1)   ///< start code removed.
160*53ee8cc1Swenshuai.xi #define HVD_INIT_UTOPIA_ENVI                            BIT(8)         ///< check MIU sel and set it
161*53ee8cc1Swenshuai.xi #define HVD_INIT_DBG_FW                                 BIT(9)         ///< check FW is debug version or not
162*53ee8cc1Swenshuai.xi #define HVD_INIT_DUAL_ES_MASK                       BMASK(10:10)         ///< Dual ES buffer iput.
163*53ee8cc1Swenshuai.xi     #define HVD_INIT_DUAL_ES_DISABLE                    BITS(10:10, 0)   ///< Disable Dual ES buffer input.
164*53ee8cc1Swenshuai.xi     #define HVD_INIT_DUAL_ES_ENABLE                     BITS(10:10, 1)   ///< Enable Dual ES buffer input.
165*53ee8cc1Swenshuai.xi 
166*53ee8cc1Swenshuai.xi //#define HVD_INIT_ENABLE_ISR_DISP            BIT( 8)        ///< enable display ISR. ISR occurs at every Vsync.
167*53ee8cc1Swenshuai.xi 
168*53ee8cc1Swenshuai.xi #define HVD_RV_BROKEN_BY_US_MASK        0x80000000
169*53ee8cc1Swenshuai.xi 
170*53ee8cc1Swenshuai.xi #define HVD_BBU_TAG_LIMITATION          0x200000
171*53ee8cc1Swenshuai.xi #define QUANTITY_AFTER_BROKEN_BY_US     4
172*53ee8cc1Swenshuai.xi #define QUANTITY_LENGTH                  0x1FFF00
173*53ee8cc1Swenshuai.xi #define MAX_QUANTITY                     (QUANTITY_LENGTH * QUANTITY_AFTER_BROKEN_BY_US)
174*53ee8cc1Swenshuai.xi #define MIN_BBU_VACANCY_PER_PUSH        2
175*53ee8cc1Swenshuai.xi #define MIN_BBU_VACANCY_FOR_4K2K         (MIN_BBU_VACANCY_PER_PUSH * QUANTITY_AFTER_BROKEN_BY_US)          // about 6MB
176*53ee8cc1Swenshuai.xi 
177*53ee8cc1Swenshuai.xi #define HVD_MAX_DEC_NUM 2
178*53ee8cc1Swenshuai.xi 
179*53ee8cc1Swenshuai.xi #define HVD_CCRB_PACKET_LENGTH      8
180*53ee8cc1Swenshuai.xi 
181*53ee8cc1Swenshuai.xi #define T35_DVB_COUNTRY_CODE  0xB5
182*53ee8cc1Swenshuai.xi #define T35_DVB_PROVIDER_CODE 0x0031
183*53ee8cc1Swenshuai.xi 
184*53ee8cc1Swenshuai.xi #define DTV_AFD_CODE   0x44544731
185*53ee8cc1Swenshuai.xi #define DTV_DTB1_CODE  0x47413934
186*53ee8cc1Swenshuai.xi 
187*53ee8cc1Swenshuai.xi #define DTV_BAR_CODE 0x06
188*53ee8cc1Swenshuai.xi #define DTV_CC_CODE 0x03
189*53ee8cc1Swenshuai.xi #define DTV_DIRECTTV_CODE 0x2F
190*53ee8cc1Swenshuai.xi 
191*53ee8cc1Swenshuai.xi #define MAX_NTSC_CC_ELE  4
192*53ee8cc1Swenshuai.xi #define MAX_NTSC_CC_BYTE (MAX_NTSC_CC_ELE << 2)
193*53ee8cc1Swenshuai.xi #define MAX_DTV_CC_BYTE  128
194*53ee8cc1Swenshuai.xi 
195*53ee8cc1Swenshuai.xi #define CC_NTSC1    1
196*53ee8cc1Swenshuai.xi #define CC_NTSC2    2
197*53ee8cc1Swenshuai.xi #define CC_ATSC        4
198*53ee8cc1Swenshuai.xi #define CC_157      (CC_NTSC1|CC_NTSC2)
199*53ee8cc1Swenshuai.xi 
200*53ee8cc1Swenshuai.xi #define USER_DATA_MODE_DVB_NORMAL                 0x00
201*53ee8cc1Swenshuai.xi #define USER_DATA_MODE_DIRECTTV_CC                0x01
202*53ee8cc1Swenshuai.xi #define USER_DATA_MODE_FRM_PACKING_ARRANGEMENT    0x02
203*53ee8cc1Swenshuai.xi #define USER_DATA_MODE_ATSC_CC_RAW                0x04
204*53ee8cc1Swenshuai.xi #define USER_DATA_MODE_EXTERNAL_CC_BUFFER         0x10
205*53ee8cc1Swenshuai.xi 
206*53ee8cc1Swenshuai.xi #define MAX_608_CC_LEN 512
207*53ee8cc1Swenshuai.xi #define MAX_708_CC_LEN 512
208*53ee8cc1Swenshuai.xi 
209*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
210*53ee8cc1Swenshuai.xi //  Type and Structure
211*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
212*53ee8cc1Swenshuai.xi typedef void (*HVD_InterruptCb)(void);
213*53ee8cc1Swenshuai.xi 
214*53ee8cc1Swenshuai.xi 
215*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
216*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: EN_CC_HVD_INFO
217*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The type of Close Caption Selector
218*53ee8cc1Swenshuai.xi typedef enum
219*53ee8cc1Swenshuai.xi {
220*53ee8cc1Swenshuai.xi     HVD_EX_CC_SELECTOR_708_SW              = 0x0000,
221*53ee8cc1Swenshuai.xi     HVD_EX_CC_SELECTOR_RINGBUFFER    = 0x0001
222*53ee8cc1Swenshuai.xi 
223*53ee8cc1Swenshuai.xi } EN_CC_HVD_EX_INFO;
224*53ee8cc1Swenshuai.xi 
225*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
226*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_Result
227*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  General result of HVD functions
228*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
229*53ee8cc1Swenshuai.xi typedef enum
230*53ee8cc1Swenshuai.xi {
231*53ee8cc1Swenshuai.xi     E_HVD_EX_FAIL,                  ///< General fail cases.
232*53ee8cc1Swenshuai.xi     E_HVD_EX_OK,                    ///< Action success.
233*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_INVALID_PARAMETER, ///< Function has invalid input.
234*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_ILLEGAL_ACCESS,    ///< Illegal access. like driver not initialized.
235*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_HARDWARE_BREAKDOWN,///< HW has no responses or impossible responses.
236*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_OUTOF_MEMORY,      ///< The input memory config is not enough.
237*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_UNSUPPORTED,       ///< Function is not supported by HVD driver.
238*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_TIMEOUT,           ///< Action timeout.
239*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_NOTREADY,          ///< Action not ready. User needs to call it again later.
240*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_MEMORY_OVERWIRTE,  ///< The input memory config may be overwrite.
241*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_QUEUE_FULL,        ///< HVD BBU queue or ES buffer is full.
242*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_RE_INIT,
243*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_NOT_RUNNING,
244*53ee8cc1Swenshuai.xi     E_HVD_EX_RET_CMA_ERROR,         ///< CMA initialization error
245*53ee8cc1Swenshuai.xi } HVD_EX_Result;
246*53ee8cc1Swenshuai.xi 
247*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
248*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_GetPlayState
249*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The current HVD play state.
250*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
251*53ee8cc1Swenshuai.xi typedef enum
252*53ee8cc1Swenshuai.xi {
253*53ee8cc1Swenshuai.xi     E_HVD_EX_GSTATE_INIT,   ///< Before or during initialization.
254*53ee8cc1Swenshuai.xi     E_HVD_EX_GSTATE_PLAY,   ///< playback.
255*53ee8cc1Swenshuai.xi     E_HVD_EX_GSTATE_PAUSE,  ///< decode and display are all paused.
256*53ee8cc1Swenshuai.xi     E_HVD_EX_GSTATE_STOP,   ///< after stop.
257*53ee8cc1Swenshuai.xi } HVD_EX_GetPlayState;
258*53ee8cc1Swenshuai.xi 
259*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
260*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_SyncType
261*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The current mode type of HVD synchronization .
262*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
263*53ee8cc1Swenshuai.xi typedef enum
264*53ee8cc1Swenshuai.xi {
265*53ee8cc1Swenshuai.xi     E_HVD_EX_SYNC_ATS,  ///< Live stream, or TS file mode.
266*53ee8cc1Swenshuai.xi     E_HVD_EX_SYNC_PTS,  ///< only for file mode, input time stamp is PTS.
267*53ee8cc1Swenshuai.xi     E_HVD_EX_SYNC_DTS,  ///< only for file mode, input time stamp is DTS.
268*53ee8cc1Swenshuai.xi     E_HVD_EX_SYNC_STS,  ///< only for file mode, input time stamp is random, output should be sorted.
269*53ee8cc1Swenshuai.xi } HVD_EX_SyncType;
270*53ee8cc1Swenshuai.xi 
271*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
272*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_DispSpeed
273*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The current mode type of HVD display speed
274*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
275*53ee8cc1Swenshuai.xi typedef enum
276*53ee8cc1Swenshuai.xi {
277*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_FF_32X     = 32,    ///< Speed fast forward 32x.
278*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_FF_16X     = 16,    ///< Speed fast forward 16x.
279*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_FF_8X      = 8,     ///< Speed fast forward 8x.
280*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_FF_4X      = 4,     ///< Speed fast forward 4x.
281*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_FF_2X      = 2,     ///< Speed fast forward 2x.
282*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_NORMAL_1X  = 1,     ///< Normal display speed.
283*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_SF_2X      = -2,    ///< Slow forward 2X.
284*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_SF_4X      = -4,    ///< Slow forward 4X.
285*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_SF_8X      = -8,    ///< Slow forward 8X.
286*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_SF_16X     = -16,   ///< Slow forward 16X.
287*53ee8cc1Swenshuai.xi     E_HVD_EX_DISP_SPEED_SF_32X     = -32,   ///< Slow forward 32X.
288*53ee8cc1Swenshuai.xi } HVD_EX_DispSpeed;
289*53ee8cc1Swenshuai.xi 
290*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
291*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_DropDisp
292*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The current mode type of HVD dropping decoded frames.
293*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
294*53ee8cc1Swenshuai.xi typedef enum
295*53ee8cc1Swenshuai.xi {
296*53ee8cc1Swenshuai.xi     E_HVD_EX_DROP_DISPLAY_AUTO = (1 << 0),       ///< automatic drop mode, drop frame if display queue is more than threshold
297*53ee8cc1Swenshuai.xi     E_HVD_EX_DROP_DISPLAY_ONCE = (1 << 1),       ///< drop once, drop the number of non-ref frames
298*53ee8cc1Swenshuai.xi } HVD_EX_DropDisp;
299*53ee8cc1Swenshuai.xi 
300*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
301*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_FrmRateConvMode
302*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The current mode type of HVD frame rate convertion.
303*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
304*53ee8cc1Swenshuai.xi typedef enum
305*53ee8cc1Swenshuai.xi {
306*53ee8cc1Swenshuai.xi     E_HVD_EX_FRC_MODE_NORMAL,       ///< Disable FRC mode.
307*53ee8cc1Swenshuai.xi     E_HVD_EX_FRC_MODE_32PULLDOWN,   ///< 3:2 pulldown mode (ex. 24p a 60i or 60p)
308*53ee8cc1Swenshuai.xi     E_HVD_EX_FRC_MODE_PAL2NTSC ,    ///< PALaNTSC conversion (50i a 60i)
309*53ee8cc1Swenshuai.xi     E_HVD_EX_FRC_MODE_NTSC2PAL,     ///< NTSCaPAL conversion (60i a 50i)
310*53ee8cc1Swenshuai.xi     E_HVD_EX_FRC_MODE_DISP_2X,      ///< output rate is twice of input rate (ex. 30p a 60p)
311*53ee8cc1Swenshuai.xi     E_HVD_EX_FRC_MODE_24_TO_50,     ///< output rate 24P->50P 48I->50I
312*53ee8cc1Swenshuai.xi     E_HVD_EX_FRC_MODE_50P_60P,      ///< output rate 50P ->60P
313*53ee8cc1Swenshuai.xi     E_HVD_EX_FRC_MODE_60P_50P,      ///< output rate 60P ->50P
314*53ee8cc1Swenshuai.xi } HVD_EX_FrmRateConvMode;
315*53ee8cc1Swenshuai.xi 
316*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
317*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_Codec
318*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The supported codec type.
319*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
320*53ee8cc1Swenshuai.xi typedef enum
321*53ee8cc1Swenshuai.xi {
322*53ee8cc1Swenshuai.xi     E_HVD_EX_AVC,
323*53ee8cc1Swenshuai.xi     E_HVD_EX_AVS,
324*53ee8cc1Swenshuai.xi     E_HVD_EX_RM,
325*53ee8cc1Swenshuai.xi     E_HVD_EX_MVC,
326*53ee8cc1Swenshuai.xi     E_HVD_EX_VP8,
327*53ee8cc1Swenshuai.xi     E_HVD_EX_MJPEG,
328*53ee8cc1Swenshuai.xi     E_HVD_EX_VP6,
329*53ee8cc1Swenshuai.xi     E_HVD_EX_HEVC,
330*53ee8cc1Swenshuai.xi     E_HVD_EX_VP9,
331*53ee8cc1Swenshuai.xi     E_HVD_EX_NONE,
332*53ee8cc1Swenshuai.xi } HVD_EX_Codec;
333*53ee8cc1Swenshuai.xi 
334*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
335*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_GetModeStatus
336*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The available mode information supported by HVD.
337*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
338*53ee8cc1Swenshuai.xi typedef enum
339*53ee8cc1Swenshuai.xi {
340*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_IS_SHOW_ERR_FRM,
341*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_IS_REPEAT_LAST_FIELD,
342*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_IS_ERR_CONCEAL,
343*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_IS_SYNC_ON,
344*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_IS_PLAYBACK_FINISH,
345*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_SYNC_MODE,
346*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_SKIP_MODE,
347*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_DROP_MODE,
348*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_DISPLAY_SPEED,
349*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_FRC_MODE,
350*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_ISR_TYPE,
351*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_IS_STEP_DISPLAY = 0x0100,
352*53ee8cc1Swenshuai.xi     E_HVD_EX_GMODE_STREAM_TYPE,
353*53ee8cc1Swenshuai.xi } HVD_EX_GetModeStatus;
354*53ee8cc1Swenshuai.xi 
355*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
356*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_SkipDecode
357*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The HVD decoding frame types.
358*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
359*53ee8cc1Swenshuai.xi typedef enum
360*53ee8cc1Swenshuai.xi {
361*53ee8cc1Swenshuai.xi     E_HVD_EX_SKIP_DECODE_ALL,  ///< decode all frames
362*53ee8cc1Swenshuai.xi     E_HVD_EX_SKIP_DECODE_I,    ///< decode I frames only
363*53ee8cc1Swenshuai.xi     E_HVD_EX_SKIP_DECODE_IP,   ///< decode I and referenced frames only( skip non-ref frames)
364*53ee8cc1Swenshuai.xi } HVD_EX_SkipDecode;
365*53ee8cc1Swenshuai.xi 
366*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
367*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_FrmType
368*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The frame type.
369*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
370*53ee8cc1Swenshuai.xi typedef enum
371*53ee8cc1Swenshuai.xi {
372*53ee8cc1Swenshuai.xi     E_HVD_EX_FRM_TYPE_I,        ///< I frame.
373*53ee8cc1Swenshuai.xi     E_HVD_EX_FRM_TYPE_P,        ///< P frame.
374*53ee8cc1Swenshuai.xi     E_HVD_EX_FRM_TYPE_B,        ///< B frame.
375*53ee8cc1Swenshuai.xi     E_HVD_EX_FRM_TYPE_OTHER,    ///reservase
376*53ee8cc1Swenshuai.xi } HVD_EX_FrmType;
377*53ee8cc1Swenshuai.xi 
378*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
379*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_FieldType
380*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The Field type.
381*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
382*53ee8cc1Swenshuai.xi typedef enum
383*53ee8cc1Swenshuai.xi {
384*53ee8cc1Swenshuai.xi     E_HVD_EX_FIELDTYPE_NONE,    ///< no field.
385*53ee8cc1Swenshuai.xi     E_HVD_EX_FIELDTYPE_TOP,     ///< Top field only.
386*53ee8cc1Swenshuai.xi     E_HVD_EX_FIELDTYPE_BOTTOM,  ///< Bottom field only.
387*53ee8cc1Swenshuai.xi     E_HVD_EX_FIELDTYPE_BOTH,    ///< Both fields.
388*53ee8cc1Swenshuai.xi } HVD_EX_FieldType;
389*53ee8cc1Swenshuai.xi 
390*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
391*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_UartLevel
392*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The debug level of HVD.
393*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
394*53ee8cc1Swenshuai.xi typedef enum
395*53ee8cc1Swenshuai.xi {
396*53ee8cc1Swenshuai.xi     E_HVD_EX_UART_LEVEL_NONE = 0,   ///< Disable all uart message.
397*53ee8cc1Swenshuai.xi     E_HVD_EX_UART_LEVEL_ERR,        ///< Only output error message
398*53ee8cc1Swenshuai.xi     E_HVD_EX_UART_LEVEL_INFO,       ///< output general message, and above.
399*53ee8cc1Swenshuai.xi     E_HVD_EX_UART_LEVEL_DBG,        ///< output debug message, and above.
400*53ee8cc1Swenshuai.xi     E_HVD_EX_UART_LEVEL_TRACE,      ///< output function trace message, and above.
401*53ee8cc1Swenshuai.xi     E_HVD_EX_UART_LEVEL_FW,         ///< output FW message, and above.
402*53ee8cc1Swenshuai.xi } HVD_EX_UartLevel;
403*53ee8cc1Swenshuai.xi 
404*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
405*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_PatternInfo
406*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The information type of specific pattern.
407*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
408*53ee8cc1Swenshuai.xi typedef enum
409*53ee8cc1Swenshuai.xi {
410*53ee8cc1Swenshuai.xi     E_HVD_EX_FLUSH_PATTERN_SIZE,    ///< flush pattern size.
411*53ee8cc1Swenshuai.xi     E_HVD_EX_DUMMY_HW_FIFO,         ///< HW fifo size.
412*53ee8cc1Swenshuai.xi } HVD_EX_PatternInfo;
413*53ee8cc1Swenshuai.xi 
414*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
415*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_DynamicScalingInfo
416*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The information type of specific dynamic information.
417*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
418*53ee8cc1Swenshuai.xi typedef enum
419*53ee8cc1Swenshuai.xi {
420*53ee8cc1Swenshuai.xi     E_HVD_EX_DS_BUF_MIUSEL,       ///< the HW MIU selection of the buffer of dynamic scaling. TRUE: MIU 1. FALSE: MIU 0.
421*53ee8cc1Swenshuai.xi     E_HVD_EX_DS_BUF_ADDR,         ///< the start physical address of the buffer of dynamic scaling.
422*53ee8cc1Swenshuai.xi     E_HVD_EX_DS_BUF_SIZE,         ///< the size of the buffer of dynamic scaling.
423*53ee8cc1Swenshuai.xi     E_HVD_EX_DS_VECTOR_DEPTH,     ///< the required vector depth of the dynamic scaling.
424*53ee8cc1Swenshuai.xi     E_HVD_EX_DS_INFO_ADDR,        ///< the scaler info buffer address of dynamic scaling.
425*53ee8cc1Swenshuai.xi     E_HVD_EX_DS_IS_ENABLED,       ///< if dynamic scaling is enabled.
426*53ee8cc1Swenshuai.xi } HVD_EX_DynamicScalingInfo;
427*53ee8cc1Swenshuai.xi 
428*53ee8cc1Swenshuai.xi typedef enum
429*53ee8cc1Swenshuai.xi {
430*53ee8cc1Swenshuai.xi     E_HVD_EX_FLUSH_NONE = 0,
431*53ee8cc1Swenshuai.xi     E_HVD_EX_FLUSH_RUNNING,     //HK -> FW
432*53ee8cc1Swenshuai.xi     E_HVD_EX_FLUSH_DONE         //FW -> HK
433*53ee8cc1Swenshuai.xi 
434*53ee8cc1Swenshuai.xi }HVD_EX_FlushStatus;
435*53ee8cc1Swenshuai.xi 
436*53ee8cc1Swenshuai.xi 
437*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
438*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_IsrEvent
439*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The information type of ISR event.
440*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
441*53ee8cc1Swenshuai.xi typedef enum
442*53ee8cc1Swenshuai.xi {
443*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_NONE = 0,                        ///< disable ISR
444*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DISP_ONE = BIT(0),               ///< HVD display one frame on screen.
445*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DISP_REPEAT = BIT(1),            ///< The current displayed frame is repeated frame.
446*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DISP_WITH_CC = BIT(2),           ///< Current displayed frame should be displayed with user data.
447*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DISP_FIRST_FRM = BIT(3),         ///< HVD display first frame on screen.
448*53ee8cc1Swenshuai.xi 
449*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DEC_ONE = BIT(8),                ///< HVD decoded one frame done.
450*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DEC_I = BIT(9),                  ///< HVD decoded one I frame done.
451*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DEC_HW_ERR = BIT(10),            ///< HVD HW found decode error.
452*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DEC_CC_FOUND = BIT(11),          ///< HVD found one user data with decoded frame.
453*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DEC_DISP_INFO_CHANGE = BIT(12),  ///< HVD found display information change.
454*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DEC_DATA_ERR = BIT(13),          ///< HVD HW found decode error.
455*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DEC_FIRST_FRM = BIT(14),         ///< HVD decode first frame.
456*53ee8cc1Swenshuai.xi     E_HVD_EX_ISR_DEC_SEQ_HDR_FOUND = BIT(15),         ///< HVD decode first frame.
457*53ee8cc1Swenshuai.xi } HVD_EX_IsrEvent;
458*53ee8cc1Swenshuai.xi 
459*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
460*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_GetFrmInfoType
461*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The information type of get frame information.
462*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
463*53ee8cc1Swenshuai.xi typedef enum
464*53ee8cc1Swenshuai.xi {
465*53ee8cc1Swenshuai.xi     E_HVD_EX_GFRMINFO_DISPLAY = 0,  ///< Displayed frame.
466*53ee8cc1Swenshuai.xi     E_HVD_EX_GFRMINFO_DECODE,       ///< Decoded frame.
467*53ee8cc1Swenshuai.xi     E_HVD_EX_GFRMINFO_NEXT_DISPLAY, ///< Next frame to be displayed.
468*53ee8cc1Swenshuai.xi     E_HVD_EX_GFRMINFO_DISPLAY_SUB,  ///< Displayed sub frame.
469*53ee8cc1Swenshuai.xi     E_HVD_EX_GFRMINFO_DECODE_SUB,   ///< Decoded sub frame.
470*53ee8cc1Swenshuai.xi     E_HVD_EX_GFRMINFO_LAST_DISPLAY,
471*53ee8cc1Swenshuai.xi     E_HVD_EX_GFRMINFO_LAST_DISPLAY_EX,
472*53ee8cc1Swenshuai.xi } HVD_EX_GetFrmInfoType;
473*53ee8cc1Swenshuai.xi 
474*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
475*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_GDataType
476*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The information type of get data
477*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
478*53ee8cc1Swenshuai.xi typedef enum
479*53ee8cc1Swenshuai.xi {
480*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_DISP_CNT,
481*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_SKIP_CNT,
482*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_DROP_CNT,
483*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_IDLE_CNT,
484*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_VSYNC_CNT,
485*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_MAIN_LOOP_CNT,
486*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_AVC_LEVEL_IDC,
487*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_DISP_Q_SIZE,
488*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_ES_LEVEL,
489*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_AVC_VUI_DISP_INFO,
490*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_DISP_STC,
491*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_USERDATA_IDX_TBL_SIZE,
492*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_USERDATA_PACKET_SIZE,
493*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_REAL_FRAMERATE,
494*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_IS_ORI_INTERLACE_MODE,
495*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_FRAME_MBS_ONLY_FLAG,
496*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_FW_CODEC_TYPE,
497*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_FRC_MODE,
498*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_IS_LEAST_DISPQ_SIZE,
499*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_FIELD_PIC_FLAG,
500*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_FW_STATUS_FLAG,
501*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_HVD_HW_MAX_PIXEL,
502*53ee8cc1Swenshuai.xi #ifdef VDEC3
503*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_VBBU_ADDR,
504*53ee8cc1Swenshuai.xi #endif
505*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_VIDEO_FULL_RANGE_FLAG,
506*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_SEQ_CHANGE_INFO,
507*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_GET_NOT_SUPPORT_INFO,
508*53ee8cc1Swenshuai.xi     E_HVD_EX_GDATA_TYPE_GET_MIN_TSP_DATA_SIZE
509*53ee8cc1Swenshuai.xi } HVD_EX_GDataType;
510*53ee8cc1Swenshuai.xi 
511*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
512*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_GDataType
513*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The type of set settings
514*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
515*53ee8cc1Swenshuai.xi typedef enum
516*53ee8cc1Swenshuai.xi {
517*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_TIME_UNIT,            ///< set the HVD time unit of all interface. HVD_TimeUnit_Type
518*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_PITCH,                ///< set the pitch of vsync.
519*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_SYNC_EACH_FRM,        ///< HVD does sync action at every frame. TREU: turn on; FALSE: turn off.
520*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_MAX_DEC_TICK,         ///< HVD limits the max decode ticks for one field.
521*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_AUTO_FREE_ES,         ///< HVD frees the ES buffer data when ES is being fulled.
522*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_MIN_FRAME_GAP,        ///< set HVD not to report error which is caused by the frame gap larger than min frame gap.
523*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_DISABLE_DEBLOCKING,   ///< HVD will not do deblocking process.
524*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_DISABLE_QUARTER_PIXEL,///< HVD will not do quarter pixel process.
525*53ee8cc1Swenshuai.xi     E_HVD_EX_SSET_MIU_BURST_CNT_LEVEL,  ///< HVD MIU Burst Cnt, Arg 0~7: burst cnt level, 0xFFFFFFFF = Disable
526*53ee8cc1Swenshuai.xi } HVD_EX_SSettingsType;
527*53ee8cc1Swenshuai.xi 
528*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
529*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_PatternType
530*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The type of special pattern for specific purpose.
531*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
532*53ee8cc1Swenshuai.xi typedef enum
533*53ee8cc1Swenshuai.xi {
534*53ee8cc1Swenshuai.xi     E_HVD_EX_PATTERN_FLUSH = 0,           ///< Used after MDrv_HVD_Flush().
535*53ee8cc1Swenshuai.xi     E_HVD_EX_PATTERN_FILEEND,             ///< Used after MDrv_HVD_EX_SetDataEnd().
536*53ee8cc1Swenshuai.xi } HVD_EX_PatternType;
537*53ee8cc1Swenshuai.xi 
538*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
539*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_ESLevel
540*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The level of ES buffer.
541*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
542*53ee8cc1Swenshuai.xi typedef enum
543*53ee8cc1Swenshuai.xi {
544*53ee8cc1Swenshuai.xi     E_HVD_EX_ES_LEVEL_NORMAL = 0,
545*53ee8cc1Swenshuai.xi     E_HVD_EX_ES_LEVEL_UNDER = BIT(0),
546*53ee8cc1Swenshuai.xi     E_HVD_EX_ES_LEVEL_OVER = BIT(1),
547*53ee8cc1Swenshuai.xi } HVD_EX_ESLevel;
548*53ee8cc1Swenshuai.xi 
549*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
550*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_ErrorCode
551*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The type of HVD error
552*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
553*53ee8cc1Swenshuai.xi typedef enum
554*53ee8cc1Swenshuai.xi {
555*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_GENERAL_BASE = 0x0000,
556*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_OUT_OF_SPEC,
557*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_UNKNOW_ERR,
558*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_HW_BREAK_DOWN,
559*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_HW_DEC_TIMEOUT,
560*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_OUT_OF_MEMORY,
561*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_UNKNOWN_CODEC,
562*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RES_NOT_SUPPORT,
563*53ee8cc1Swenshuai.xi 
564*53ee8cc1Swenshuai.xi     // AVC
565*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVC_BASE = 0x1000,
566*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVC_SPS_BROKEN,           // SPS is not valid
567*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVC_SPS_NOT_IN_SPEC,
568*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVC_SPS_NOT_ENOUGH_FRM,   // DPB size at specified level is smaller than the specified number of reference frames. This is not allowed
569*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVC_PPS_BROKEN,           // PPS is not valid
570*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVC_REF_LIST,
571*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVC_NO_REF,
572*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVC_RES,
573*53ee8cc1Swenshuai.xi 
574*53ee8cc1Swenshuai.xi     // AVS
575*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVS_BASE = (0x2000),
576*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_AVS_RES,
577*53ee8cc1Swenshuai.xi 
578*53ee8cc1Swenshuai.xi     // RM
579*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_BASE = (0x3000),
580*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_PACKET_HEADER,
581*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_FRAME_HEADER,
582*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_SLICE_HEADER,
583*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_BYTE_CNT,
584*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_DISP_TIMEOUT,
585*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_NO_REF,
586*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_RES,                    // out of supported resolution
587*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_VLC,
588*53ee8cc1Swenshuai.xi     E_HVD_EX_ERRCODE_RM_SIZE_OUT_FB_LAYOUT,
589*53ee8cc1Swenshuai.xi } HVD_EX_ErrorCode;
590*53ee8cc1Swenshuai.xi 
591*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
592*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_TurboInitLevel
593*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The level of turbo init mode.
594*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
595*53ee8cc1Swenshuai.xi typedef enum
596*53ee8cc1Swenshuai.xi {
597*53ee8cc1Swenshuai.xi     E_HVD_EX_TURBOINIT_NONE        = 0,     ///< Not omit any process.
598*53ee8cc1Swenshuai.xi     E_HVD_EX_TURBOINIT_CHECK       = BIT(0),     ///< Omit checking.
599*53ee8cc1Swenshuai.xi     E_HVD_EX_TURBOINIT_MEMORY      = BIT(1),     ///< Omit memory reset process.
600*53ee8cc1Swenshuai.xi     E_HVD_EX_TURBOINIT_DISPLAY     = BIT(2),     ///< Omit FW display setup process.
601*53ee8cc1Swenshuai.xi     E_HVD_EX_TURBOINIT_FW_RELOAD   = BIT(3), ///< Omit FW reload process.
602*53ee8cc1Swenshuai.xi } HVD_EX_TurboInitType;
603*53ee8cc1Swenshuai.xi 
604*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
605*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_FWSourceType
606*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The type of fw binary input source
607*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
608*53ee8cc1Swenshuai.xi typedef enum
609*53ee8cc1Swenshuai.xi {
610*53ee8cc1Swenshuai.xi     E_HVD_EX_FW_SOURCE_NONE,       ///< No input FW; FW will be loaded by VDEC library.
611*53ee8cc1Swenshuai.xi     E_HVD_EX_FW_SOURCE_DRAM,       ///< input source from DRAM.
612*53ee8cc1Swenshuai.xi     E_HVD_EX_FW_SOURCE_FLASH,      ///< input source from FLASH.
613*53ee8cc1Swenshuai.xi } HVD_EX_FWSourceType;
614*53ee8cc1Swenshuai.xi 
615*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
616*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Name: HVD_EX_DumpStatus
617*53ee8cc1Swenshuai.xi /// @brief \b Enum \b Description:  The type of fw binary input source
618*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
619*53ee8cc1Swenshuai.xi typedef enum
620*53ee8cc1Swenshuai.xi {
621*53ee8cc1Swenshuai.xi     E_HVD_EX_DUMP_STATUS_DRV   = BIT(0),       ///< Dump Driver status
622*53ee8cc1Swenshuai.xi     E_HVD_EX_DUMP_STATUS_FW    = BIT(1),       ///< Dump firmware status
623*53ee8cc1Swenshuai.xi     E_HVD_EX_DUMP_STATUS_HW    = BIT(2),       ///< Dump hardware status
624*53ee8cc1Swenshuai.xi } HVD_EX_DumpStatus;
625*53ee8cc1Swenshuai.xi 
626*53ee8cc1Swenshuai.xi // VDEC SEQ change info, must match VDEC_SpsChangeInfo in fwHVD_if.h
627*53ee8cc1Swenshuai.xi typedef enum
628*53ee8cc1Swenshuai.xi {
629*53ee8cc1Swenshuai.xi     E_HVD_SEQ_CHANGE_NONE              = 0,         ///< unknown sps change info
630*53ee8cc1Swenshuai.xi     E_HVD_SEQ_CHANGE_FIRST_TIME        = BIT(0),    ///< seq change due to first sequence
631*53ee8cc1Swenshuai.xi     E_HVD_SEQ_CHANGE_RESOLUTION        = BIT(1),    ///< seq chagne due to resolution
632*53ee8cc1Swenshuai.xi     E_HVD_SEQ_CHANGE_PICTURE_TYPE      = BIT(2),    ///< seq chagne due to picture type
633*53ee8cc1Swenshuai.xi     E_HVD_SEQ_CHANGE_ASPECT_RATIO      = BIT(3),    ///< seq chagne due to aspect ratio
634*53ee8cc1Swenshuai.xi     E_HVD_SEQ_CHANGE_FRAME_RATE        = BIT(4),    ///< seq chagne due to frame rate
635*53ee8cc1Swenshuai.xi     E_HVD_SEQ_CHANGE_HDR_INFO          = BIT(5),    ///< seq chagne due to HDR info
636*53ee8cc1Swenshuai.xi } HVD_SeqChangeInfo;
637*53ee8cc1Swenshuai.xi 
638*53ee8cc1Swenshuai.xi typedef enum
639*53ee8cc1Swenshuai.xi {
640*53ee8cc1Swenshuai.xi     E_HVD_EX_DRV_STREAM_NONE = 0,
641*53ee8cc1Swenshuai.xi     E_HVD_EX_DRV_MAIN_STREAM,
642*53ee8cc1Swenshuai.xi     E_HVD_EX_DRV_SUB_STREAM,
643*53ee8cc1Swenshuai.xi     E_HVD_EX_DRV_MVC_STREAM,
644*53ee8cc1Swenshuai.xi #ifdef VDEC3
645*53ee8cc1Swenshuai.xi     E_HVD_EX_DRV_N_STREAM,
646*53ee8cc1Swenshuai.xi #endif
647*53ee8cc1Swenshuai.xi } HVD_EX_DRV_StreamType;
648*53ee8cc1Swenshuai.xi 
649*53ee8cc1Swenshuai.xi typedef enum
650*53ee8cc1Swenshuai.xi {
651*53ee8cc1Swenshuai.xi     E_HVD_EX_FB_REDUCTION_NONE = 0,        ///< FB reduction disable
652*53ee8cc1Swenshuai.xi     E_HVD_EX_FB_REDUCTION_1_2 = 1,         ///< FB reduction 1/2
653*53ee8cc1Swenshuai.xi     E_HVD_EX_FB_REDUCTION_1_4 = 2,         ///< FB reduction 1/4
654*53ee8cc1Swenshuai.xi } HVD_EX_FBReductionType;
655*53ee8cc1Swenshuai.xi 
656*53ee8cc1Swenshuai.xi typedef enum
657*53ee8cc1Swenshuai.xi {
658*53ee8cc1Swenshuai.xi     E_HVD_EX_CLOCK_SPEED_NONE = 0,
659*53ee8cc1Swenshuai.xi     E_HVD_EX_CLOCK_SPEED_HIGHEST,
660*53ee8cc1Swenshuai.xi     E_HVD_EX_CLOCK_SPEED_HIGH,
661*53ee8cc1Swenshuai.xi     E_HVD_EX_CLOCK_SPEED_MEDIUM,
662*53ee8cc1Swenshuai.xi     E_HVD_EX_CLOCK_SPEED_LOW,
663*53ee8cc1Swenshuai.xi     E_HVD_EX_CLOCK_SPEED_LOWEST,
664*53ee8cc1Swenshuai.xi     E_HVD_EX_CLOCK_SPEED_DEFAULT,
665*53ee8cc1Swenshuai.xi } HVD_EX_ClockSpeed;
666*53ee8cc1Swenshuai.xi 
667*53ee8cc1Swenshuai.xi 
668*53ee8cc1Swenshuai.xi typedef enum
669*53ee8cc1Swenshuai.xi {
670*53ee8cc1Swenshuai.xi     E_HVD_EX_ES_BUF_STATUS_UNKNOWN   = 0,
671*53ee8cc1Swenshuai.xi     E_HVD_EX_ES_BUF_STATUS_UNDERFLOW = 1,
672*53ee8cc1Swenshuai.xi     E_HVD_EX_ES_BUF_STATUS_OVERFLOW  = 2,
673*53ee8cc1Swenshuai.xi     E_HVD_EX_ES_BUF_STATUS_NORMAL    = 3,
674*53ee8cc1Swenshuai.xi 
675*53ee8cc1Swenshuai.xi }HVD_EX_ES_Buf_Status;
676*53ee8cc1Swenshuai.xi 
677*53ee8cc1Swenshuai.xi 
678*53ee8cc1Swenshuai.xi //HVD set MFcodec Mode
679*53ee8cc1Swenshuai.xi typedef enum
680*53ee8cc1Swenshuai.xi {
681*53ee8cc1Swenshuai.xi     E_HVD_EX_MFCODEC_DEFAULT = 0,
682*53ee8cc1Swenshuai.xi     E_HVD_EX_MFCODEC_FORCE_ENABLE,
683*53ee8cc1Swenshuai.xi     E_HVD_EX_MFCODEC_FORCE_DISABLE,
684*53ee8cc1Swenshuai.xi }HVD_EX_MFCodec_mode;
685*53ee8cc1Swenshuai.xi 
686*53ee8cc1Swenshuai.xi //HVD set Display Mode
687*53ee8cc1Swenshuai.xi typedef enum
688*53ee8cc1Swenshuai.xi {
689*53ee8cc1Swenshuai.xi     E_HVD_EX_DISPLAY_MODE_DEFAULT,
690*53ee8cc1Swenshuai.xi     E_HVD_EX_DISPLAY_MODE_MCU,
691*53ee8cc1Swenshuai.xi     E_HVD_EX_DISPLAY_MODE_HARDWIRE,
692*53ee8cc1Swenshuai.xi }HVD_EX_Display_mode;
693*53ee8cc1Swenshuai.xi 
694*53ee8cc1Swenshuai.xi 
695*53ee8cc1Swenshuai.xi //set VDEC Feature
696*53ee8cc1Swenshuai.xi typedef enum
697*53ee8cc1Swenshuai.xi {
698*53ee8cc1Swenshuai.xi     E_HVD_EX_FEATURE_DEFAULT = 0,
699*53ee8cc1Swenshuai.xi     E_HVD_EX_FEATURE_FORCE_MAIN_PROFILE = 1, //BIT0=1: HEVC Only support Main profile decode
700*53ee8cc1Swenshuai.xi } HVD_EX_Feature;
701*53ee8cc1Swenshuai.xi 
702*53ee8cc1Swenshuai.xi #if defined(MSOS_TYPE_LINUX)
703*53ee8cc1Swenshuai.xi #if 1
704*53ee8cc1Swenshuai.xi #define CMA_DRV_DIRECT_INIT
705*53ee8cc1Swenshuai.xi #else
706*53ee8cc1Swenshuai.xi #define CMA_FW_INIT
707*53ee8cc1Swenshuai.xi #endif
708*53ee8cc1Swenshuai.xi #endif
709*53ee8cc1Swenshuai.xi 
710*53ee8cc1Swenshuai.xi //#ifdef CMA_DRV_DIRECT_INIT
711*53ee8cc1Swenshuai.xi /// input source select enumerator
712*53ee8cc1Swenshuai.xi typedef enum
713*53ee8cc1Swenshuai.xi {
714*53ee8cc1Swenshuai.xi     ///DTV mode
715*53ee8cc1Swenshuai.xi     E_HVD_EX_SRC_MODE_DTV = 0,
716*53ee8cc1Swenshuai.xi     ///TS file mode
717*53ee8cc1Swenshuai.xi     E_HVD_EX_SRC_MODE_TS_FILE,
718*53ee8cc1Swenshuai.xi     ///generic file mode
719*53ee8cc1Swenshuai.xi     E_HVD_EX_SRC_MODE_FILE,
720*53ee8cc1Swenshuai.xi     /// TS file and dual ES buffer mode
721*53ee8cc1Swenshuai.xi     E_HVD_EX_SRC_MODE_TS_FILE_DUAL_ES,
722*53ee8cc1Swenshuai.xi     ///generic file and dual ES buffer mode
723*53ee8cc1Swenshuai.xi     E_HVD_EX_SRC_MODE_FILE_DUAL_ES,
724*53ee8cc1Swenshuai.xi } HVD_EX_SrcMode;
725*53ee8cc1Swenshuai.xi //#endif
726*53ee8cc1Swenshuai.xi 
727*53ee8cc1Swenshuai.xi /// codec type enumerator
728*53ee8cc1Swenshuai.xi typedef enum
729*53ee8cc1Swenshuai.xi {
730*53ee8cc1Swenshuai.xi     ///unsupported codec type
731*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_NONE = 0,
732*53ee8cc1Swenshuai.xi     ///MPEG 1/2
733*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_MPEG2,
734*53ee8cc1Swenshuai.xi     ///H263 (short video header)
735*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_H263,
736*53ee8cc1Swenshuai.xi     ///MPEG4 (default)
737*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_MPEG4,
738*53ee8cc1Swenshuai.xi     ///MPEG4 (Divx311)
739*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_DIVX311,
740*53ee8cc1Swenshuai.xi     ///MPEG4 (Divx412)
741*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_DIVX412,
742*53ee8cc1Swenshuai.xi     ///FLV
743*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_FLV,
744*53ee8cc1Swenshuai.xi     ///VC1 advanced profile (VC1)
745*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_VC1_ADV,
746*53ee8cc1Swenshuai.xi     ///VC1 main profile (RCV)
747*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_VC1_MAIN,
748*53ee8cc1Swenshuai.xi     ///Real Video version 8
749*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_RV8,
750*53ee8cc1Swenshuai.xi     ///Real Video version 9 and 10
751*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_RV9,
752*53ee8cc1Swenshuai.xi     ///H264
753*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_H264,
754*53ee8cc1Swenshuai.xi     ///AVS
755*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_AVS,
756*53ee8cc1Swenshuai.xi     ///MJPEG
757*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_MJPEG,
758*53ee8cc1Swenshuai.xi     ///MVC
759*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_MVC,
760*53ee8cc1Swenshuai.xi     ///VP8
761*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_VP8,
762*53ee8cc1Swenshuai.xi     ///HEVC
763*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_HEVC,
764*53ee8cc1Swenshuai.xi     ///VP9
765*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_VP9,
766*53ee8cc1Swenshuai.xi     E_HVD_EX_CODEC_TYPE_NUM
767*53ee8cc1Swenshuai.xi } HVD_EX_CodecType;
768*53ee8cc1Swenshuai.xi 
769*53ee8cc1Swenshuai.xi typedef enum
770*53ee8cc1Swenshuai.xi {
771*53ee8cc1Swenshuai.xi     E_HVD_EX_GET_DV_SUPPORT_PROFILE = 0,
772*53ee8cc1Swenshuai.xi     E_HVD_EX_GET_DV_SUPPORT_LEVEL,
773*53ee8cc1Swenshuai.xi     E_HVD_EX_SET_DV_INFO,//set profile and level
774*53ee8cc1Swenshuai.xi } HVD_EX_DV_CMD_TYPE;
775*53ee8cc1Swenshuai.xi 
776*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
777*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_EX_DispInfo
778*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the HVD driver information
779*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
780*53ee8cc1Swenshuai.xi typedef struct
781*53ee8cc1Swenshuai.xi {
782*53ee8cc1Swenshuai.xi     MS_U16 u16HorSize;          ///< pixel width.
783*53ee8cc1Swenshuai.xi     MS_U16 u16VerSize;          ///< pixel height.
784*53ee8cc1Swenshuai.xi     MS_U32 u32FrameRate;    ///< 1000 times frames per second.
785*53ee8cc1Swenshuai.xi     MS_U8 u8AspectRate;     ///< aspect ration ID.
786*53ee8cc1Swenshuai.xi     MS_U8 u8Interlace;          ///< interlace content
787*53ee8cc1Swenshuai.xi     MS_U8 u8AFD;            ///< AFD ID number
788*53ee8cc1Swenshuai.xi     MS_U8 bChroma_idc_Mono;             ///< - TRUE: mono mode FALSE: colorful, not mono
789*53ee8cc1Swenshuai.xi     MS_U16 u16SarWidth;            ///< Sample aspect width ratio.
790*53ee8cc1Swenshuai.xi     MS_U16 u16SarHeight;           ///< Sample aspect height ratio.
791*53ee8cc1Swenshuai.xi     MS_U16 u16CropRight;            ///< crop right.
792*53ee8cc1Swenshuai.xi     MS_U16 u16CropLeft;             ///< crop left.
793*53ee8cc1Swenshuai.xi     MS_U16 u16CropBottom;           ///< crop bottom.
794*53ee8cc1Swenshuai.xi     MS_U16 u16CropTop;          ///< crop top.
795*53ee8cc1Swenshuai.xi     MS_U16 u16Pitch;            ///< pitch
796*53ee8cc1Swenshuai.xi     MS_U8  u8ColourPrimaries;   ///< Color Primaries in VUI
797*53ee8cc1Swenshuai.xi     //****************************
798*53ee8cc1Swenshuai.xi     MS_U8 reserved8_0;          ///< reserved.
799*53ee8cc1Swenshuai.xi     //******************************
800*53ee8cc1Swenshuai.xi } HVD_EX_DispInfo;     //  bytes
801*53ee8cc1Swenshuai.xi 
802*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
803*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_EX_DrvInfo
804*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the HVD driver information
805*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
806*53ee8cc1Swenshuai.xi typedef struct
807*53ee8cc1Swenshuai.xi {
808*53ee8cc1Swenshuai.xi     MS_BOOL bAVC;       ///< - TRUE: HW does support AVC.  - FALSE: HW does not support AVC.
809*53ee8cc1Swenshuai.xi     MS_BOOL bAVS;       ///< - TRUE: HW does support AVS.  - FALSE: HW does not support AVS.
810*53ee8cc1Swenshuai.xi     MS_BOOL bRM;        ///< - TRUE: HW does support RM.  - FALSE: HW does not support RM.
811*53ee8cc1Swenshuai.xi     MS_U32  FWversion;       ///<  FW version number.
812*53ee8cc1Swenshuai.xi } HVD_EX_DrvInfo;
813*53ee8cc1Swenshuai.xi 
814*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
815*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_EX_DrvStatus
816*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the HVD driver status
817*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
818*53ee8cc1Swenshuai.xi typedef struct
819*53ee8cc1Swenshuai.xi {
820*53ee8cc1Swenshuai.xi     MS_BOOL bInit;       ///< - TRUE: Initialization success.  - FALSE: Initialization failed or not initialized yet.
821*53ee8cc1Swenshuai.xi     MS_BOOL bBusy;       ///< - TRUE: Driver is processing  - FALSE: Driver is Idle.
822*53ee8cc1Swenshuai.xi } HVD_EX_DrvStatus;
823*53ee8cc1Swenshuai.xi 
824*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
825*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_EX_RVInfo
826*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  RV file information
827*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
828*53ee8cc1Swenshuai.xi typedef struct
829*53ee8cc1Swenshuai.xi {
830*53ee8cc1Swenshuai.xi     MS_U16 RV_Version;      ///< Real Video Bitstream version
831*53ee8cc1Swenshuai.xi     MS_U16 ulNumSizes;      ///< Real Video Number sizes
832*53ee8cc1Swenshuai.xi     MS_U16 ulPicSizes_w[8]; ///< Real Video file width
833*53ee8cc1Swenshuai.xi     MS_U16 ulPicSizes_h[8]; ///< Real Video file height
834*53ee8cc1Swenshuai.xi } HVD_EX_RVInfo;
835*53ee8cc1Swenshuai.xi 
836*53ee8cc1Swenshuai.xi typedef struct
837*53ee8cc1Swenshuai.xi {
838*53ee8cc1Swenshuai.xi     HVD_EX_FBReductionType LumaFBReductionMode;     ///< Luma frame buffer reduction mode.
839*53ee8cc1Swenshuai.xi     HVD_EX_FBReductionType ChromaFBReductionMode;   ///< Chroma frame buffer reduction mode.
840*53ee8cc1Swenshuai.xi     MS_U8                 u8EnableAutoMode;        /// 0: Disable, 1: Enable
841*53ee8cc1Swenshuai.xi } HVD_EX_FBReduction;
842*53ee8cc1Swenshuai.xi 
843*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
844*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_EX_MemCfg
845*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the HVD driver config
846*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
847*53ee8cc1Swenshuai.xi typedef struct
848*53ee8cc1Swenshuai.xi {
849*53ee8cc1Swenshuai.xi     HVD_EX_FWSourceType eFWSourceType;             //!< the input FW source type.
850*53ee8cc1Swenshuai.xi     MS_VIRT  u32FWBinaryVAddr;                //!<  virtual address of input FW binary in DRAM
851*53ee8cc1Swenshuai.xi     MS_PHY  u32FWBinaryAddr;                //!< the physical memory start address in Flash/DRAM memory of FW code
852*53ee8cc1Swenshuai.xi     MS_U32  u32FWBinarySize;                //!< the FW code size
853*53ee8cc1Swenshuai.xi     MS_VIRT u32VLCBinaryVAddr;///< VLC table binary data buffer start address
854*53ee8cc1Swenshuai.xi     MS_PHY u32VLCBinaryAddr;///< VLC table binary data buffer start address
855*53ee8cc1Swenshuai.xi     MS_U32 u32VLCBinarySize;///<VLC table binary data buffer size
856*53ee8cc1Swenshuai.xi     MS_PHY  u32MIU1BaseAddr;       //!< the physical memory start address of MIU 1 base address. 0: default value.
857*53ee8cc1Swenshuai.xi     MS_VIRT  u32CodeBufVAddr;        //!< the virtual memory start address of code buffer
858*53ee8cc1Swenshuai.xi     MS_PHY  u32CodeBufAddr;         //!< the physical memory start address of code buffer
859*53ee8cc1Swenshuai.xi     MS_U32  u32CodeBufSize;             //!< the code buffer size
860*53ee8cc1Swenshuai.xi     MS_VIRT  u32FrameBufVAddr;           //!< the virtual memory start address of frame buffer
861*53ee8cc1Swenshuai.xi     MS_PHY  u32FrameBufAddr;            //!< the physical memory start address of frame buffer
862*53ee8cc1Swenshuai.xi     MS_U32  u32FrameBufSize;                //!< the frame buffer size
863*53ee8cc1Swenshuai.xi     MS_VIRT  u32BitstreamBufVAddr;           //!< the virtual memory start address of bit stream buffer
864*53ee8cc1Swenshuai.xi     MS_PHY  u32BitstreamBufAddr;                //!< the physical memory start address of bit stream buffer
865*53ee8cc1Swenshuai.xi     MS_U32  u32BitstreamBufSize;            //!< the bit stream buffer size
866*53ee8cc1Swenshuai.xi     MS_VIRT  u32DrvProcessBufVAddr;       //!< the virtual memory start address of driver process buffer
867*53ee8cc1Swenshuai.xi     MS_PHY  u32DrvProcessBufAddr;       //!< the physical memory start address of driver process buffer
868*53ee8cc1Swenshuai.xi     MS_U32  u32DrvProcessBufSize;        //!< the driver process buffer size
869*53ee8cc1Swenshuai.xi #ifdef VDEC3
870*53ee8cc1Swenshuai.xi     MS_PHY  u32TotalBitstreamBufAddr;
871*53ee8cc1Swenshuai.xi     MS_U32  u32TotalBitstreamBufSize;
872*53ee8cc1Swenshuai.xi #endif
873*53ee8cc1Swenshuai.xi } HVD_EX_MemCfg;
874*53ee8cc1Swenshuai.xi 
875*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
876*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_Init_Params
877*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the initialization settings
878*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
879*53ee8cc1Swenshuai.xi typedef struct
880*53ee8cc1Swenshuai.xi {
881*53ee8cc1Swenshuai.xi     MS_U32 u32ModeFlag;     ///< init mode flag, use HVD_INIT_* to setup HVD.
882*53ee8cc1Swenshuai.xi     MS_U32 u32FrameRate;     ///< frame rate.
883*53ee8cc1Swenshuai.xi     MS_U32 u32FrameRateBase;     ///< frame rate base. The value of u32FrameRate /u32FrameRateBase must be frames per sec.
884*53ee8cc1Swenshuai.xi     MS_U8   u8MinFrmGap;    ///< set the min frame gap.
885*53ee8cc1Swenshuai.xi     MS_U8   u8SyncType;         ///< HVD_EX_SyncType. sync type of current playback.
886*53ee8cc1Swenshuai.xi     MS_U16 u16Pitch;   ///< not zero: specify the pitch. 0: use default value.
887*53ee8cc1Swenshuai.xi     MS_U32 u32MaxDecTick;   ///< not zero: specify the max decode tick. 0: use default value.
888*53ee8cc1Swenshuai.xi     MS_BOOL bSyncEachFrm;   ///< TRUE: sync STC at each frame. FALSE: not sync each frame.
889*53ee8cc1Swenshuai.xi     MS_BOOL bAutoFreeES;   ///< TRUE: auto free ES buffer when ES buffer is full. FALSE: not do the auto free.
890*53ee8cc1Swenshuai.xi     MS_BOOL bAutoPowerSaving;   ///< TRUE: auto power saving. FALSE: not do the auto power saving.
891*53ee8cc1Swenshuai.xi     MS_BOOL bDynamicScaling;   ///< TRUE: enable Dynamic Scaling. FALSE: disable Dynamic Scaling.
892*53ee8cc1Swenshuai.xi     MS_BOOL bFastDisplay;   ///< TRUE: enable Fast Display. FALSE: disable Fast Display.
893*53ee8cc1Swenshuai.xi     MS_BOOL bUserData;   ///< TRUE: enable processing User data. FALSE: disable processing User data.
894*53ee8cc1Swenshuai.xi     MS_U8 u8TurboInit;       ///< HVD_TurboInitLevel. set the turbo init mode.
895*53ee8cc1Swenshuai.xi     MS_U8 u8TimeUnit;   ///< HVD_Time_Unit_Type.set the type of input/output time unit.
896*53ee8cc1Swenshuai.xi     MS_U16 u16DecoderClock;      ///< HVD decoder clock speed. 0: default value. non-zero: any nearist clock.
897*53ee8cc1Swenshuai.xi     MS_U16 u16ChipECONum;    ///< Chip revision, ECO number.
898*53ee8cc1Swenshuai.xi     HVD_EX_RVInfo* pRVFileInfo;           ///< pointer to RV file info
899*53ee8cc1Swenshuai.xi     HVD_EX_FBReduction stFBReduction; ///< HVD Frame buffer reduction type
900*53ee8cc1Swenshuai.xi } HVD_EX_InitSettings;
901*53ee8cc1Swenshuai.xi 
902*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
903*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_EX_PacketInfo
904*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the packet information
905*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
906*53ee8cc1Swenshuai.xi typedef struct
907*53ee8cc1Swenshuai.xi {
908*53ee8cc1Swenshuai.xi     MS_PHY u32Staddr;     ///< Packet offset from bitstream buffer base address. unit: byte.
909*53ee8cc1Swenshuai.xi     MS_U32 u32Length;    ///< Packet size. unit: byte.
910*53ee8cc1Swenshuai.xi     MS_PHY u32Staddr2;     ///< Packet offset from bitstream buffer base address. unit: byte.
911*53ee8cc1Swenshuai.xi     MS_U32 u32Length2;    ///< Packet size. unit: byte.
912*53ee8cc1Swenshuai.xi     MS_U32 u32TimeStamp;    ///< Packet time stamp. unit: ms.
913*53ee8cc1Swenshuai.xi     MS_U32 u32ID_L;    ///< Packet ID low part.
914*53ee8cc1Swenshuai.xi     MS_U32 u32ID_H;    ///< Packet ID high part.
915*53ee8cc1Swenshuai.xi     MS_U32 u32AllocLength;    ///< Allocated Packet size. unit: byte.
916*53ee8cc1Swenshuai.xi } HVD_EX_PacketInfo;
917*53ee8cc1Swenshuai.xi 
918*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
919*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_EX_FrameInfo
920*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the frame information
921*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
922*53ee8cc1Swenshuai.xi typedef struct
923*53ee8cc1Swenshuai.xi {
924*53ee8cc1Swenshuai.xi     MS_PHY u32LumaAddr;                 ///< The start physical of luma data. Unit: byte.
925*53ee8cc1Swenshuai.xi     MS_PHY u32ChromaAddr;               ///< The start physcal of chroma data. Unit: byte.
926*53ee8cc1Swenshuai.xi     MS_U32 u32TimeStamp;                ///< Time stamp(DTS, PTS) of current displayed frame. Unit: 90khz.
927*53ee8cc1Swenshuai.xi     MS_U32 u32ID_L;                     ///< low part of ID number decided by MDrv_HVD_EX_PushQueue().
928*53ee8cc1Swenshuai.xi     MS_U32 u32ID_H;                     ///< high part of ID number decided by MDrv_HVD_EX_PushQueue().
929*53ee8cc1Swenshuai.xi     MS_U16 u16Pitch;                        ///< The pitch of current frame.
930*53ee8cc1Swenshuai.xi     MS_U16 u16Width;                        ///< pixel width of current frame.
931*53ee8cc1Swenshuai.xi     MS_U16 u16Height;                       ///< pixel height of current frame.
932*53ee8cc1Swenshuai.xi     HVD_EX_FrmType eFrmType;     ///< picture type: I, P, B frame
933*53ee8cc1Swenshuai.xi     HVD_EX_FieldType  eFieldType;                 ///< none, top , bottom, both field
934*53ee8cc1Swenshuai.xi     MS_U32 u32PrivateData;              //[STB]only for AVC
935*53ee8cc1Swenshuai.xi     MS_PHY u32LumaAddr_2bit;                 ///< The start offset of luma data. Unit: byte.
936*53ee8cc1Swenshuai.xi     MS_PHY u32ChromaAddr_2bit;               ///< The start offset of chroma data. Unit: byte.
937*53ee8cc1Swenshuai.xi     MS_U16 u16Pitch_2bit;
938*53ee8cc1Swenshuai.xi     MS_U8  u8LumaBitdepth;
939*53ee8cc1Swenshuai.xi     MS_U8  u8ChromaBitdepth;
940*53ee8cc1Swenshuai.xi     MS_PHY u32LumaAddrI;
941*53ee8cc1Swenshuai.xi     MS_PHY u32LumaAddrI_2bit;
942*53ee8cc1Swenshuai.xi     MS_PHY u32ChromaAddrI;
943*53ee8cc1Swenshuai.xi     MS_PHY u32ChromaAddrI_2bit;
944*53ee8cc1Swenshuai.xi     MS_U32 u32MFCodecInfo;
945*53ee8cc1Swenshuai.xi     MS_U32 u32LumaMFCbitlen;
946*53ee8cc1Swenshuai.xi     MS_U32 u32ChromaMFCbitlen;
947*53ee8cc1Swenshuai.xi     ////HVD_MasteringDisplayColourVolume//
948*53ee8cc1Swenshuai.xi     MS_U32 u32MaxLuminance;
949*53ee8cc1Swenshuai.xi     MS_U32 u32MinLuminance;
950*53ee8cc1Swenshuai.xi     MS_U16 u16Primaries[3][2];
951*53ee8cc1Swenshuai.xi     MS_U16 u16WhitePoint[2];
952*53ee8cc1Swenshuai.xi     MS_U8  u8Frm_Info_Ext_avail; ///bit[1]: SEI_Enabled,  bit[0]: colur_description_present_flag
953*53ee8cc1Swenshuai.xi     ////colour_description////////////
954*53ee8cc1Swenshuai.xi     MS_U8  u8Colour_primaries;                            // u(8)
955*53ee8cc1Swenshuai.xi     MS_U8  u8Transfer_characteristics;                    // u(8)
956*53ee8cc1Swenshuai.xi     MS_U8  u8Matrix_coefficients;                         // u(8)
957*53ee8cc1Swenshuai.xi     ////Dolby_Vision////////////
958*53ee8cc1Swenshuai.xi     MS_U8 u8DVMode; // bit[0:1] 0: Disable 1:Single layer 2: Dual layer, bit[2] 0:Base Layer 1:Enhance Layer
959*53ee8cc1Swenshuai.xi     MS_U8 u8CurrentIndex;
960*53ee8cc1Swenshuai.xi     MS_U8 bDMEnable;
961*53ee8cc1Swenshuai.xi     MS_U8 bCompEnable;
962*53ee8cc1Swenshuai.xi     MS_PHY u32DVMetadataAddr;
963*53ee8cc1Swenshuai.xi     MS_U32 u32DVDMSize;
964*53ee8cc1Swenshuai.xi     MS_U32 u32DVCompSize;
965*53ee8cc1Swenshuai.xi     MS_PHY u32HDRRegAddr;
966*53ee8cc1Swenshuai.xi     MS_U32 u32HDRRegSize;
967*53ee8cc1Swenshuai.xi     MS_PHY u32HDRLutAddr;
968*53ee8cc1Swenshuai.xi     MS_U32 u32HDRLutSize;
969*53ee8cc1Swenshuai.xi     // Other
970*53ee8cc1Swenshuai.xi     MS_U8  u8ComplexityLevel; // from 1~5, smaller number means smaller complexity
971*53ee8cc1Swenshuai.xi     MS_U8  u8TileMode;
972*53ee8cc1Swenshuai.xi     MS_U8  u8Reserve[2];
973*53ee8cc1Swenshuai.xi     // Pixel aspect ratio info, crop info
974*53ee8cc1Swenshuai.xi     MS_U32 u32ParWidth;
975*53ee8cc1Swenshuai.xi     MS_U32 u32ParHeight;
976*53ee8cc1Swenshuai.xi     MS_U16 u16CropRight;
977*53ee8cc1Swenshuai.xi     MS_U16 u16CropLeft;
978*53ee8cc1Swenshuai.xi     MS_U16 u16CropBottom;
979*53ee8cc1Swenshuai.xi     MS_U16 u16CropTop;
980*53ee8cc1Swenshuai.xi     // Profiling / benchmark
981*53ee8cc1Swenshuai.xi     MS_U16 u16MIUBandwidth;
982*53ee8cc1Swenshuai.xi     MS_U16 u16Bitrate;
983*53ee8cc1Swenshuai.xi     // HTLB
984*53ee8cc1Swenshuai.xi     MS_U8  u8HTLBTableId;
985*53ee8cc1Swenshuai.xi     MS_U8  u8HTLBEntriesSize;
986*53ee8cc1Swenshuai.xi     MS_U8  u8Reserve1[2];
987*53ee8cc1Swenshuai.xi     MS_U32 u32HTLBEntriesAddr;
988*53ee8cc1Swenshuai.xi } HVD_EX_FrameInfo;
989*53ee8cc1Swenshuai.xi 
990*53ee8cc1Swenshuai.xi 
991*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
992*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_DISP_INFO_THRESHOLD
993*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the disp information threshold
994*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
995*53ee8cc1Swenshuai.xi typedef struct
996*53ee8cc1Swenshuai.xi {
997*53ee8cc1Swenshuai.xi     MS_U32 u32FrmrateUpBound;       //Framerate filter upper bound
998*53ee8cc1Swenshuai.xi     MS_U32 u32FrmrateLowBound;      //Framerate filter lower bound
999*53ee8cc1Swenshuai.xi     MS_U32 u32MvopUpBound;          //mvop filter upper bound
1000*53ee8cc1Swenshuai.xi     MS_U32 u32MvopLowBound;         //mvop filter lower bound
1001*53ee8cc1Swenshuai.xi } HVD_EX_DispInfoThreshold;
1002*53ee8cc1Swenshuai.xi 
1003*53ee8cc1Swenshuai.xi typedef struct
1004*53ee8cc1Swenshuai.xi {
1005*53ee8cc1Swenshuai.xi     MS_U8 STCSetflag[HVD_MAX_DEC_NUM];
1006*53ee8cc1Swenshuai.xi     MS_U32 STCIndex[HVD_MAX_DEC_NUM];
1007*53ee8cc1Swenshuai.xi }HVD_EX_STCModCfg;
1008*53ee8cc1Swenshuai.xi 
1009*53ee8cc1Swenshuai.xi typedef struct
1010*53ee8cc1Swenshuai.xi {
1011*53ee8cc1Swenshuai.xi     MS_U8  u8DecMod;
1012*53ee8cc1Swenshuai.xi     MS_U8  u8CodecCnt;
1013*53ee8cc1Swenshuai.xi     MS_U8  u8CodecType[HVD_MAX_DEC_NUM];
1014*53ee8cc1Swenshuai.xi     MS_U8  u8ArgSize;
1015*53ee8cc1Swenshuai.xi     MS_U32 u32Arg;
1016*53ee8cc1Swenshuai.xi } HVD_EX_DecModCfg;
1017*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
1018*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Name: HVD_UsrData_Info
1019*53ee8cc1Swenshuai.xi /// @brief \b Struct \b Description:  Store the User Data information
1020*53ee8cc1Swenshuai.xi //-----------------------------------------------------------------------------
1021*53ee8cc1Swenshuai.xi typedef struct
1022*53ee8cc1Swenshuai.xi {
1023*53ee8cc1Swenshuai.xi     MS_U32 u32Pts;
1024*53ee8cc1Swenshuai.xi     MS_U8  u8PicStruct;           // picture_structure
1025*53ee8cc1Swenshuai.xi     MS_U8  u8PicType;             // picture type: 1->I picture, 2->P,3->B
1026*53ee8cc1Swenshuai.xi     MS_U8  u8TopFieldFirst;       // Top field first: 1 if top field first
1027*53ee8cc1Swenshuai.xi     MS_U8  u8RptFirstField;       // Repeat first field: 1 if repeat field first
1028*53ee8cc1Swenshuai.xi 
1029*53ee8cc1Swenshuai.xi     MS_PHY u32DataBuf;            // User_Data data buffer address
1030*53ee8cc1Swenshuai.xi     MS_U16 u16TmpRef;             // Temporal reference of the picture
1031*53ee8cc1Swenshuai.xi     MS_U8  u8ByteCnt;             // User Data length
1032*53ee8cc1Swenshuai.xi     MS_U8  u8Reserve;             // Reserved
1033*53ee8cc1Swenshuai.xi } HVD_EX_UserData_Info;
1034*53ee8cc1Swenshuai.xi 
1035*53ee8cc1Swenshuai.xi typedef struct
1036*53ee8cc1Swenshuai.xi {
1037*53ee8cc1Swenshuai.xi     MS_BOOL bvaild;
1038*53ee8cc1Swenshuai.xi     MS_BOOL bUsed;
1039*53ee8cc1Swenshuai.xi     MS_U8   u8Frm_packing_arr_cnl_flag;
1040*53ee8cc1Swenshuai.xi     MS_U8   u8Frm_packing_arr_type;
1041*53ee8cc1Swenshuai.xi     MS_U8   u8content_interpretation_type;
1042*53ee8cc1Swenshuai.xi     MS_U8   u1Quincunx_sampling_flag;
1043*53ee8cc1Swenshuai.xi     MS_U8   u1Spatial_flipping_flag;
1044*53ee8cc1Swenshuai.xi     MS_U8   u1Frame0_flipping_flag;
1045*53ee8cc1Swenshuai.xi     MS_U8   u1Field_views_flag;
1046*53ee8cc1Swenshuai.xi     MS_U8   u1Current_frame_is_frame0_flag;
1047*53ee8cc1Swenshuai.xi     MS_U8   u1Frame0_self_contained_flag;
1048*53ee8cc1Swenshuai.xi     MS_U8   u1Frame1_self_contained_flag;
1049*53ee8cc1Swenshuai.xi     MS_U8   u4Frame0_grid_position_x;
1050*53ee8cc1Swenshuai.xi     MS_U8   u4Frame0_grid_position_y;
1051*53ee8cc1Swenshuai.xi     MS_U8   u4Frame1_grid_position_x;
1052*53ee8cc1Swenshuai.xi     MS_U8   u4Frame1_grid_position_y;
1053*53ee8cc1Swenshuai.xi     MS_U16  u16CropRight;
1054*53ee8cc1Swenshuai.xi     MS_U16  u16CropLeft;
1055*53ee8cc1Swenshuai.xi     MS_U16  u16CropBottom;
1056*53ee8cc1Swenshuai.xi     MS_U16  u16CropTop;
1057*53ee8cc1Swenshuai.xi     MS_U8   u8payload_len;
1058*53ee8cc1Swenshuai.xi     MS_U8   u8WaitSPS;
1059*53ee8cc1Swenshuai.xi     MS_U8   u8Reserved01;
1060*53ee8cc1Swenshuai.xi     MS_U8   u8Reserved02;
1061*53ee8cc1Swenshuai.xi     MS_U32  u32payload;
1062*53ee8cc1Swenshuai.xi }HVD_EX_FrmPackingSEI;
1063*53ee8cc1Swenshuai.xi 
1064*53ee8cc1Swenshuai.xi typedef struct
1065*53ee8cc1Swenshuai.xi {
1066*53ee8cc1Swenshuai.xi     MS_BOOL bUsed;
1067*53ee8cc1Swenshuai.xi     MS_BOOL bColourVolumeSEIEnabled;
1068*53ee8cc1Swenshuai.xi     MS_U32  u32MaxLuminance;
1069*53ee8cc1Swenshuai.xi     MS_U32  u32MinLuminance;
1070*53ee8cc1Swenshuai.xi     MS_U16  u16Primaries[3][2];
1071*53ee8cc1Swenshuai.xi     MS_U16  u16WhitePoint[2];
1072*53ee8cc1Swenshuai.xi }HVD_EX_DisplayColourVolumeSEI;
1073*53ee8cc1Swenshuai.xi 
1074*53ee8cc1Swenshuai.xi typedef struct
1075*53ee8cc1Swenshuai.xi {
1076*53ee8cc1Swenshuai.xi     MS_BOOL bUsed;
1077*53ee8cc1Swenshuai.xi     MS_BOOL ContentLightLevelEnabled;
1078*53ee8cc1Swenshuai.xi     MS_U16  maxContentLightLevel;
1079*53ee8cc1Swenshuai.xi     MS_U16  maxPicAverageLightLevel;
1080*53ee8cc1Swenshuai.xi } HVD_EX_ContentLightLevelInfoSEI;
1081*53ee8cc1Swenshuai.xi 
1082*53ee8cc1Swenshuai.xi typedef struct
1083*53ee8cc1Swenshuai.xi {
1084*53ee8cc1Swenshuai.xi     MS_PHY  u32DSBufAddr;       // Buffer Address
1085*53ee8cc1Swenshuai.xi     MS_U32  u32DSBufSize;       // Buffer Size
1086*53ee8cc1Swenshuai.xi }HVD_EX_ExternalDSBuf;
1087*53ee8cc1Swenshuai.xi 
1088*53ee8cc1Swenshuai.xi typedef struct
1089*53ee8cc1Swenshuai.xi {
1090*53ee8cc1Swenshuai.xi     MS_U64 u64PTS;
1091*53ee8cc1Swenshuai.xi     MS_U32 u32POC;
1092*53ee8cc1Swenshuai.xi     MS_U8 u8FrameType;
1093*53ee8cc1Swenshuai.xi }HVD_EX_PVR_Seamless_Info;
1094*53ee8cc1Swenshuai.xi 
1095*53ee8cc1Swenshuai.xi typedef struct
1096*53ee8cc1Swenshuai.xi {
1097*53ee8cc1Swenshuai.xi     HVD_EX_Codec eCodecType;
1098*53ee8cc1Swenshuai.xi     MS_VIRT  u32DataVAddr;
1099*53ee8cc1Swenshuai.xi     MS_U32  u32MemUsageSize;
1100*53ee8cc1Swenshuai.xi     MS_U16  u16DataSize;
1101*53ee8cc1Swenshuai.xi } HVD_EX_FbMemUsage_Param;
1102*53ee8cc1Swenshuai.xi 
1103*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
1104*53ee8cc1Swenshuai.xi //  Function and Variable
1105*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
1106*53ee8cc1Swenshuai.xi void        MDrv_HVD_EX_SetCtrlsBase(MS_U32 u32Id);
1107*53ee8cc1Swenshuai.xi void        MDrv_HVD_EX_MJPEG_InitSharemem(MS_U32 u32Id, MS_U32 u32CodeBufVAddr);
1108*53ee8cc1Swenshuai.xi void        MDrv_HVD_EX_MJPEG_Exit(MS_U32 u32Id);
1109*53ee8cc1Swenshuai.xi 
1110*53ee8cc1Swenshuai.xi void        MDrv_HVD_EX_SetOSRegBase(MS_VIRT u32RegBaseAddr);
1111*53ee8cc1Swenshuai.xi #ifdef VDEC3
1112*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetFreeStream(MS_U32 *pu32Id, HVD_EX_DRV_StreamType eStreamType, MS_BOOL bIsEVD, MS_BOOL bIsNStreamMode);
1113*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Init(MS_U32 u32Id, HVD_EX_MemCfg *pStMemCfg, HVD_EX_InitSettings *pStInitSettings, MS_BOOL bFWdecideFB, MS_BOOL bDRVdecideBS);
1114*53ee8cc1Swenshuai.xi #else
1115*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetFreeStream(MS_U32 *pu32Id, HVD_EX_DRV_StreamType eStreamType, MS_BOOL bIsEVD, MS_BOOL bIsNStreamMode);
1116*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Init(MS_U32 u32Id, HVD_EX_MemCfg *pStMemCfg, HVD_EX_InitSettings *pStInitSettings);
1117*53ee8cc1Swenshuai.xi #endif
1118*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Rst(MS_U32 u32Id, MS_BOOL bErrHandle);
1119*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Play(MS_U32 u32Id);
1120*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Exit(MS_U32 u32Id);
1121*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Pause(MS_U32 u32Id);
1122*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Flush(MS_U32 u32Id, MS_BOOL bShowLast);
1123*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_StepDisp(MS_U32 u32Id);
1124*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_StepDecode(MS_U32 u32Id);
1125*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_PushQueue(MS_U32 u32Id, HVD_EX_PacketInfo *pInfo);
1126*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_PushQueue_Fire(MS_U32 u32Id);
1127*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_DecodeIFrame(MS_U32 u32Id, MS_PHY u32SrcSt, MS_U32 u32SrcSize);
1128*53ee8cc1Swenshuai.xi 
1129*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDataEnd(MS_U32 u32Id, MS_BOOL bEnd);
1130*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDispErrFrm(MS_U32 u32Id, MS_BOOL bEnable);
1131*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetCalFrameRate(MS_U32 u32Id, MS_BOOL bEnable);
1132*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDispRepeatField(MS_U32 u32Id, MS_BOOL bEnable);
1133*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetSkipDecMode(MS_U32 u32Id, HVD_EX_SkipDecode eDecType);
1134*53ee8cc1Swenshuai.xi #ifdef VDEC3_FB
1135*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetFrmBuffAddr(MS_U32 u32Id, MS_PHY u32FrmBuffAddr);
1136*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetFrmBuffSize(MS_U32 u32Id, MS_U32 u32FrmBuffSize);
1137*53ee8cc1Swenshuai.xi #endif
1138*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetDVXCShmBuff(MS_U32 u32Id, MS_PHY u32FWBaseAddr, MS_PHY u32DVXCShmAddr, MS_SIZE u32DVXCShmSize);
1139*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetFrmBuff2(MS_U32 u32Id, MS_PHY u32FrmBuffAddr, MS_U32 u32FrmBuffSize);
1140*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDispSpeed(MS_U32 u32Id, HVD_EX_DispSpeed eSpeed);
1141*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetSyncActive(MS_U32 u32Id, MS_BOOL bEnable);
1142*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDropMode(MS_U32 u32Id, HVD_EX_DropDisp eMode, MS_U32 u32Arg);
1143*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_RstPTS(MS_U32 u32Id, MS_U32 u32PTS);
1144*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetFrcMode(MS_U32 u32Id, HVD_EX_FrmRateConvMode eMode);
1145*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetSyncTolerance(MS_U32 u32Id, MS_U32 u32Arg);
1146*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetSyncVideoDelay(MS_U32 u32Id, MS_U32 u32Arg);
1147*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetSyncFreeRunTH(MS_U32 u32Id, MS_U32 u32Arg);
1148*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetSyncRepeatTH(MS_U32 u32Id, MS_U32 u32Arg);
1149*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetErrConceal(MS_U32 u32Id, MS_BOOL u32Arg);
1150*53ee8cc1Swenshuai.xi void        MDrv_HVD_EX_SetDbgLevel(MS_U32 u32Id, HVD_EX_UartLevel elevel);
1151*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SeekToPTS(MS_U32 u32Id, MS_U32 u32PTS);
1152*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SkipToPTS(MS_U32 u32Id, MS_U32 u32PTS);
1153*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetFreezeImg(MS_U32 u32Id, MS_BOOL bEnable);
1154*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetBlueScreen(MS_U32 u32Id, MS_BOOL bEnable);
1155*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDispOneField(MS_U32 u32Id, MS_BOOL bEnable);
1156*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetISREvent(MS_U32 u32Id, MS_U32 u32Event, HVD_InterruptCb fnISRHandler);
1157*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_SetEnableISR(MS_U32 u32Id, MS_BOOL bEnable);
1158*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_SetForceISR(MS_U32 u32Id, MS_BOOL bEnable);
1159*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_SetMVOPDone(MS_U32 u32Id);
1160*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetVirtualBox(MS_U32 u32Id, MS_U16 u16Width, MS_U16 u16Height);
1161*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDynScalingParam(MS_U32 u32Id, void *pStAddr, MS_U32 u32Size);
1162*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetAutoRmLstZeroByte(MS_U32 u32Id, MS_BOOL bOn);
1163*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDispInfoTH(MS_U32 u32Id, HVD_EX_DispInfoThreshold *DispInfoTH);
1164*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetFastDisplay(MS_U32 u32Id, MS_BOOL bFastDisplay);
1165*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetIgnoreErrRef(MS_U32 u32Id, MS_BOOL bIgnore);
1166*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_ForceFollowDTVSpec(MS_U32 u32Id, MS_BOOL bEnable);
1167*53ee8cc1Swenshuai.xi 
1168*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsISROccured(MS_U32 u32Id);
1169*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsDispFinish(MS_U32 u32Id);
1170*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsFrameShowed(MS_U32 u32Id);
1171*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsStepDecodeDone(MS_U32 u32Id);
1172*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_CheckDispInfoRdy(MS_U32 u32Id);
1173*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsDispInfoChg(MS_U32 u32Id);
1174*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsIdle(MS_U32 u32Id);
1175*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsSyncStart(MS_U32 u32Id);
1176*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsSyncReach(MS_U32 u32Id);
1177*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsLowDelay(MS_U32 u32Id);
1178*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsIFrmFound(MS_U32 u32Id);
1179*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_Is1stFrmRdy(MS_U32 u32Id);
1180*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_IsAllBufferEmpty(MS_U32 u32Id);
1181*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_IsAlive(MS_U32 u32Id);
1182*53ee8cc1Swenshuai.xi 
1183*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetBBUVacancy(MS_U32 u32Id);
1184*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetDispInfo(MS_U32 u32Id, HVD_EX_DispInfo *pInfo);
1185*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetPTS(MS_U32 u32Id);
1186*53ee8cc1Swenshuai.xi MS_U64      MDrv_HVD_EX_GetU64PTS(MS_U32 u32Id);
1187*53ee8cc1Swenshuai.xi MS_U64      MDrv_HVD_EX_GetU64PTS_PreParse(MS_U32 u32Id);
1188*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetNextPTS(MS_U32 u32Id);
1189*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetNextDispQPtr(MS_U32 u32Id);
1190*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetDataErrCnt(MS_U32 u32Id);
1191*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetDecErrCnt(MS_U32 u32Id);
1192*53ee8cc1Swenshuai.xi MS_VIRT      MDrv_HVD_EX_GetESWritePtr(MS_U32 u32Id);
1193*53ee8cc1Swenshuai.xi MS_VIRT      MDrv_HVD_EX_GetESReadPtr(MS_U32 u32Id);
1194*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetESQuantity(MS_U32 u32Id);
1195*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_GetCaps(HVD_EX_Codec u32Type);
1196*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetErrCode(MS_U32 u32Id);
1197*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetPlayMode(MS_U32 u32Id, HVD_EX_GetModeStatus eMode);
1198*53ee8cc1Swenshuai.xi HVD_EX_GetPlayState MDrv_HVD_EX_GetPlayState(MS_U32 u32Id);
1199*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetDecodeCnt(MS_U32 u32Id);
1200*53ee8cc1Swenshuai.xi MS_U8       MDrv_HVD_EX_GetActiveFormat(MS_U32 u32Id);
1201*53ee8cc1Swenshuai.xi const HVD_EX_DrvInfo *MDrv_HVD_EX_GetInfo(void);
1202*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetLibVer(const MSIF_Version **ppVersion);
1203*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_GetStatus(MS_U32 u32Id, HVD_EX_DrvStatus *pstatus);
1204*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetFrmInfo(MS_U32 u32Id, HVD_EX_GetFrmInfoType eType, HVD_EX_FrameInfo *pInfo);
1205*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_GetISRInfo(MS_U32 u32Id, MS_U32 *eType);
1206*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_CalLumaSum(MS_U32 u32Id, HVD_EX_GetFrmInfoType eType);
1207*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetUserData_Wptr(MS_U32 u32Id);
1208*53ee8cc1Swenshuai.xi MS_VIRT      MDrv_HVD_EX_GetUserData_Packet(MS_U32 u32Id, MS_U32 u32Idx, MS_U32 *u32Size);
1209*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GenPattern(MS_U32 u32Id, HVD_EX_PatternType eType, MS_VIRT u32VAddr, MS_U32 *u32Size);
1210*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetPatternInfo(MS_U32 u32Id, HVD_EX_PatternInfo eType);
1211*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetDynamicScalingInfo(MS_U32 u32Id, HVD_EX_DynamicScalingInfo eType);
1212*53ee8cc1Swenshuai.xi MS_BOOL     MDrv_HVD_EX_GetFrmRateIsSupported(MS_U32 u32Id);
1213*53ee8cc1Swenshuai.xi 
1214*53ee8cc1Swenshuai.xi MS_VIRT     MDrv_HVD_EX_GetData(MS_U32 u32Id, HVD_EX_GDataType eType);
1215*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetMem_Dbg(MS_U32 u32Id, MS_VIRT u32Addr);
1216*53ee8cc1Swenshuai.xi void        MDrv_HVD_EX_DbgDumpStatus(MS_U32 u32Id, HVD_EX_DumpStatus eFlag);
1217*53ee8cc1Swenshuai.xi void        MDrv_HVD_EX_SetMem_Dbg(MS_U32 u32Id, MS_VIRT u32Addr, MS_U32 u32Arg);
1218*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetCmd_Dbg(MS_U32 u32Id, MS_U32 u32Cmd, MS_U32 u32Arg);
1219*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetSettings_Pro(MS_U32 u32Id, HVD_EX_SSettingsType eType, MS_U32 u32Arg);
1220*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetBalanceBW(MS_U32 u32Id, MS_U8 u8QPCnt, MS_U8 u8DBCnt, MS_U8 u8Upper);
1221*53ee8cc1Swenshuai.xi MS_S64      MDrv_HVD_EX_GetPtsStcDiff(MS_U32 u32Id);
1222*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetDrvFwVer(void);
1223*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetFdMaskDelayCnt(MS_U32 u32Id, MS_U8 u8DelayCnt);
1224*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetOutputFRCMode(MS_U32 u32Id, MS_U8 u8FrameRate, MS_U8 u8Interlace);
1225*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_DispFrame(MS_U32 u32Id, MS_U32 u32FrmIdx);
1226*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_FreeFrame(MS_U32 u32Id, MS_U32 u32FrmIdx);
1227*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_EnableDispQue(MS_U32 u32Id, MS_BOOL bEnable);
1228*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_EnableVSizeAlign(MS_U32 u32Id, MS_BOOL bEnable);
1229*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_ShowDecodeOrder(MS_U32 u32Id, MS_BOOL bEnable);
1230*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Disp_Ignore_Crop(MS_U32 u32Id, MS_BOOL bEnable);
1231*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_RmEnablePtsTbl(MS_U32 u32Id, MS_BOOL bEnable);
1232*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetFRCDropType(MS_U32 u32Id, MS_U8 u8DropType);
1233*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetDrvFwVer(void);
1234*53ee8cc1Swenshuai.xi MS_U32      MDrv_HVD_EX_GetFwVer(MS_U32 u32Id);
1235*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_DispOutsideMode(MS_U32 u32Id, MS_BOOL bEnable);
1236*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_SetSingleDecodeMode(MS_BOOL bEnable);
1237*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_SetSTCMode(MS_U32 u32Id, MS_U32 STCindex);
1238*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_SetDecodeMode(MS_U32 u32Id, HVD_EX_DecModCfg *pstCfg);
1239*53ee8cc1Swenshuai.xi void MDrv_HVD_EX_SetBurstMode(MS_U32 u32Id, MS_BOOL bBurst);
1240*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_ForceInterlaceMode(MS_U32 u32Id, MS_U8 u8Mode);
1241*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Support_AVC2MVC(MS_U32 u32Id, MS_BOOL bEnable);
1242*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_3DLR_View_Exchange(MS_U32 u32Id, MS_BOOL bEnable);
1243*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_Enable_New_Slow_Motion(MS_U32 u32Id, MS_BOOL bEnable);
1244*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SetDTVUserDataMode(MS_U32 u32Id,MS_U8 u8UserDataMode);
1245*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_GetUsrDataIsAvailable(MS_U32 u32Id);
1246*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetUserDataInfo(MS_U32 u32Id,HVD_EX_UserData_Info* pUsrInfo);
1247*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetFrmPackingArrSEI(MS_U32 u32Id,HVD_EX_FrmPackingSEI *pFrmPacking);
1248*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetContentLightLevelInfoSEI(MS_U32 u32Id, HVD_EX_ContentLightLevelInfoSEI *pContentLightLevel);
1249*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_GetDisplayColourVolumeArrSEI(MS_U32 u32Id, HVD_EX_DisplayColourVolumeSEI *pDisplayColourVolume);
1250*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_SuspendDynamicScale(MS_U32 u32Id, MS_BOOL bEnable);
1251*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_PushDispQWithRefNum(MS_U32 u32Id, MS_U8 u8Mode);
1252*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_IgnorePicOverrun(MS_U32 u32Id, MS_BOOL bEnable);
1253*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_DynamicScalingResvNBuffer(MS_U32 u32Id, MS_BOOL bEnable);
1254*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_CtlSpeedInDispOnly(MS_U32 u32Id, MS_BOOL bEnable);
1255*53ee8cc1Swenshuai.xi HVD_EX_Result  MDrv_HVD_EX_AVCSupportRefNumOverMaxDBPSize(MS_U32 u32Id, MS_BOOL bEnable);
1256*53ee8cc1Swenshuai.xi MS_U32 MDrv_HVD_EX_GetBBUQNum(MS_U32 u32Id);
1257*53ee8cc1Swenshuai.xi MS_U32 MDrv_HVD_EX_GetDispFrmNum(MS_U32 u32Id);
1258*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_Init_Share_Mem(void);
1259*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetHVDClockSpeed(HVD_EX_ClockSpeed eClockSpeed);
1260*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetVPUClockSpeed(HVD_EX_ClockSpeed eClockSpeed);
1261*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_DSReportDispInfoChange(MS_U32 u32Id, MS_BOOL bEnable);
1262*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetSecureMode(MS_U32 u32Id, MS_U32 u32SecureMode);
1263*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SupportRefNumOverMaxDpbSize(MS_U32 u32Id, MS_BOOL bEnable);
1264*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_RVU_Setting_Mode(MS_U32 u32Id, MS_U32 u32Param);
1265*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_FramerateHandling(MS_U32 u32Id, MS_U32 u32FrameRate);
1266*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_DualNonBlockMode(MS_U32 u32Id, MS_BOOL bEnable);
1267*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_IgnorePicStructDisplay(MS_U32 u32Id, MS_U32 param);
1268*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_InputPtsFreerunMode(MS_U32 u32Id, MS_U32 param);
1269*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_ErrConcealStartSlice1stMB(MS_U32 u32Id, MS_U32 param);
1270*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetExternalDSBuffer(MS_U32 u32Id, HVD_EX_ExternalDSBuf *pExternalBuf);
1271*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetHVDColBBUMode(MS_U32 u32Id, MS_U8 bEnable);
1272*53ee8cc1Swenshuai.xi 
1273*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_CC_Init(MS_U32 u32Id);
1274*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_CC_SetCfg(MS_U32 u32Id, MS_U8 u8Operation, MS_U16 u16BufferSize, MS_U8 u8CC608);
1275*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_CC_Set_RB_StartAddr(MS_U32 u32Id, MS_PHY u32StartPAddress, MS_U8 u8CC608);
1276*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_CC_SyncRB_RdAddr2WrAddr(MS_U32 u32Id, MS_U8 u8CC608);
1277*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_CC_Adv_RB_ReadAddr(MS_U32 u32Id, MS_U32 u32EachPacketSize, MS_U8 u8CC608);
1278*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_CC_DisableParsing(MS_U32 u32Id, MS_U8 u8CC608);
1279*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_CC_GetInfo(MS_U32 u32Id, MS_U32 selector, MS_U8 type, MS_U32 *p1, MS_U32 *p2);
1280*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_CC_IsHvdRstDone(MS_U32 u32Id, MS_U8 type);
1281*53ee8cc1Swenshuai.xi MS_U8 MDrv_HVD_EX_CC_GetOverflowStatus(MS_U32 u32Id, MS_U8 u8CC608);
1282*53ee8cc1Swenshuai.xi MS_U32 MDrv_HVD_EX_CC_Get_RB_WriteAddr(MS_U32 u32Id, MS_U8 u8CC608);
1283*53ee8cc1Swenshuai.xi MS_U32 MDrv_HVD_EX_CC_Get_RB_ReadAddr(MS_U32 u32Id, MS_U8 u8CC608);
1284*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_CC_InfoEnhanceMode(MS_U32 u32Id, MS_BOOL bEnable);
1285*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_AutoExhaustESMode(MS_U32 u32Id, MS_U32 u32ESbound);
1286*53ee8cc1Swenshuai.xi MS_U32 MDrv_HVD_EX_GetESBufferStatus(MS_U32 u32Id);
1287*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_ReturnInvalidAFD(MS_U32 u32Id, MS_BOOL bEnable);
1288*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_AVCForceBrokenByUs(MS_U32 u32Id, MS_BOOL bEnable);
1289*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_ShowFirstFrameDirect(MS_U32 u32Id, MS_BOOL bEnable);
1290*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_AVCResizeDosDispPendBuf(MS_U32 u32Id, MS_U32 u32Size);
1291*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetMinTspSize(MS_U32 u32Id, MS_U32 u32Size);
1292*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetDmxFrameRate(MS_U32 u32Id, MS_U32 u32Value);
1293*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetDmxFrameRateBase(MS_U32 u32Id, MS_U32 u32Value);
1294*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_GetSupport2ndMVOPInterface(void);
1295*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_SetVPUSecureMode(MS_BOOL bEnable);
1296*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetExternal_CC608_Buffer(MS_U32 u32Id, MS_PHY u32Addr, MS_U32 u32Len);
1297*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetExternal_CC708_Buffer(MS_U32 u32Id, MS_PHY u32Addr, MS_U32 u32Len);
1298*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_OnePendingBufferMode(MS_U32 u32Id,MS_BOOL bEnable);
1299*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_TsInBbuMode(MS_U32 u32Id,MS_BOOL bEnable);
1300*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_IapGnBufShareBWMode(MS_U32 u32Id,MS_BOOL bEnable, MS_PHY u32IapGnBufAddr, MS_U32 u32IapGnBufSize);
1301*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetPTSUsecMode(MS_U32 u32Id, MS_BOOL bEnable);
1302*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_Set_Err_Tolerance(MS_U32 u32Id, MS_U32 u32Arg);
1303*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_SetDVInfo(MS_U32 u32Id, MS_U32 u32Arg);
1304*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_PVRTimeShiftSeamlessMode(MS_U32 u32Id, MS_U8 u8Arg);
1305*53ee8cc1Swenshuai.xi MS_U8 MDrv_HVD_EX_GetDSBufMiuSelect(MS_U32 u32Id);
1306*53ee8cc1Swenshuai.xi MS_U8 MDrv_HVD_EX_CHIP_Capability(void* pHWCap);
1307*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_GetPVRSeamlessInfo(MS_U32 u32Id, HVD_EX_PVR_Seamless_Info* param);
1308*53ee8cc1Swenshuai.xi void MDrv_HVD_EX_BBU_Proc(MS_U32 u32Id);
1309*53ee8cc1Swenshuai.xi void MDrv_HVD_EX_BBU_StopProc(MS_U32 u32Id);
1310*53ee8cc1Swenshuai.xi void MDrv_HVD_EX_SetCMAInformation(void* cmaInitParam);
1311*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_PreSetMFCodecMode(MS_U32 u32Id, HVD_EX_MFCodec_mode eMFCodecMode);
1312*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_PreSetDisplayMode(MS_U32 u32Id, HVD_EX_Display_mode eDisplayMode);
1313*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_PreSetForce8BitMode(MS_U32 u32Id, MS_BOOL bForce8BitMode);
1314*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_PreSetVdecFeature(MS_U32 u32Id, HVD_EX_Feature eVdecFeature);
1315*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_GetFbMemUsageSize(HVD_EX_FbMemUsage_Param *pInfo);
1316*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_GetCodecCapInfo( int eCodecType, void *pCodecCapInfo);
1317*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_FRC_OnlyShowTopField(MS_U32 u32Id, MS_BOOL bEnable);
1318*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_DisableEsFullStop(MS_U32 u32Id, MS_BOOL bDisable);
1319*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_DirectSTCMode(MS_U32 u32Id, MS_U32 u32StcInMs);
1320*53ee8cc1Swenshuai.xi 
1321*53ee8cc1Swenshuai.xi MS_SIZE MDrv_HVD_EX_GetFrameBufferDefaultSize(HVD_EX_CodecType eCodecType);
1322*53ee8cc1Swenshuai.xi #ifdef CMA_DRV_DIRECT_INIT
1323*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_GetCMAMemSize(HVD_EX_CodecType eCodecType, HVD_EX_SrcMode eSrcMode,
1324*53ee8cc1Swenshuai.xi     MS_U64 *offset, MS_SIZE *length, MS_U64 total_length, MS_SIZE unUseSize);
1325*53ee8cc1Swenshuai.xi #endif
1326*53ee8cc1Swenshuai.xi 
1327*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_GetDVSupportProfiles(MS_U32 *pu32DVSupportProfiles);
1328*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_GetDVSupportHighestLevel(MS_U32 u32DVProfile, MS_U32 *pu32DVLevel);
1329*53ee8cc1Swenshuai.xi HVD_EX_Result MDrv_HVD_EX_Set_Slow_Sync(MS_U32 u32Id, MS_U32 u32Arg);
1330*53ee8cc1Swenshuai.xi MS_BOOL       MDrv_HVD_EX_IsDispQueueEmpty(MS_U32 u32Id);
1331*53ee8cc1Swenshuai.xi 
1332*53ee8cc1Swenshuai.xi #else
1333*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_LoadCodeInSecure(MS_U32 addr);
1334*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_SetLockDownRegister(void* param,MS_U8 u8IsHVD);
1335*53ee8cc1Swenshuai.xi #if (defined(MSOS_TYPE_OPTEE))
1336*53ee8cc1Swenshuai.xi MS_BOOL MDrv_HVD_EX_OPTEE_SetRegister(void* param);
1337*53ee8cc1Swenshuai.xi #endif
1338*53ee8cc1Swenshuai.xi #endif
1339*53ee8cc1Swenshuai.xi 
1340*53ee8cc1Swenshuai.xi #ifdef __cplusplus
1341*53ee8cc1Swenshuai.xi }
1342*53ee8cc1Swenshuai.xi #endif
1343*53ee8cc1Swenshuai.xi #endif // _DRV_HVD_H_
1344*53ee8cc1Swenshuai.xi 
1345