1*53ee8cc1Swenshuai.xi //<MStar Software> 2*53ee8cc1Swenshuai.xi //****************************************************************************** 3*53ee8cc1Swenshuai.xi // MStar Software 4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved. 5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are 6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by 7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties. 8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all 9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written 10*53ee8cc1Swenshuai.xi // permission has been granted by MStar. 11*53ee8cc1Swenshuai.xi // 12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you 13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to 14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations: 15*53ee8cc1Swenshuai.xi // 16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar 17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof. 18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any 19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms. 20*53ee8cc1Swenshuai.xi // 21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be 22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar 23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties. 24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately 25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of 26*53ee8cc1Swenshuai.xi // such third party`s software. 27*53ee8cc1Swenshuai.xi // 28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as 29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s 30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any 31*53ee8cc1Swenshuai.xi // third party. 32*53ee8cc1Swenshuai.xi // 33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any 34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including 35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of 36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free 37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any 38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may 39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software. 40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or 41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or 42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use. 43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected 44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your 45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both 46*53ee8cc1Swenshuai.xi // parties in writing. 47*53ee8cc1Swenshuai.xi // 48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or 49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of 50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product 51*53ee8cc1Swenshuai.xi // ("Services"). 52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in 53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty 54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply. 55*53ee8cc1Swenshuai.xi // 56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels 57*53ee8cc1Swenshuai.xi // or otherwise: 58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service 59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification; 60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person, 61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance 62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or 63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right. 64*53ee8cc1Swenshuai.xi // 65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws 66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules. 67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally 68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association, 69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration 70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance 71*53ee8cc1Swenshuai.xi // with the said Rules. 72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall 73*53ee8cc1Swenshuai.xi // be English. 74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties. 75*53ee8cc1Swenshuai.xi // 76*53ee8cc1Swenshuai.xi //****************************************************************************** 77*53ee8cc1Swenshuai.xi //<MStar Software> 78*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 79*53ee8cc1Swenshuai.xi // 80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc. 81*53ee8cc1Swenshuai.xi // All rights reserved. 82*53ee8cc1Swenshuai.xi // 83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained 84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of 85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence 86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient. 87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure, 88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling, 89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential 90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the 91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom. 92*53ee8cc1Swenshuai.xi // 93*53ee8cc1Swenshuai.xi //////////////////////////////////////////////////////////////////////////////// 94*53ee8cc1Swenshuai.xi 95*53ee8cc1Swenshuai.xi #ifndef _DRVPQ_DEFINE_H_ 96*53ee8cc1Swenshuai.xi #define _DRVPQ_DEFINE_H_ 97*53ee8cc1Swenshuai.xi #include "drvPQ_Define_cus.h" 98*53ee8cc1Swenshuai.xi #if (defined (ANDROID)) 99*53ee8cc1Swenshuai.xi #include <pthread.h> 100*53ee8cc1Swenshuai.xi #endif 101*53ee8cc1Swenshuai.xi 102*53ee8cc1Swenshuai.xi #define PQ_ENABLE_DEBUG 0 103*53ee8cc1Swenshuai.xi #define PQ_ENABLE_CHECK 0 104*53ee8cc1Swenshuai.xi 105*53ee8cc1Swenshuai.xi #define ENABLE_PQ_MLOAD 1 106*53ee8cc1Swenshuai.xi #define ENABLE_PQ_EX 0 107*53ee8cc1Swenshuai.xi 108*53ee8cc1Swenshuai.xi #define PQ_ENABLE_VD_SAMPLING 1 109*53ee8cc1Swenshuai.xi #define PQ_ENABLE_PIP 1 110*53ee8cc1Swenshuai.xi #define PQ_ENABLE_3D_VIDEO 1 111*53ee8cc1Swenshuai.xi #define PQ_ENABLE_IOCTL 1 112*53ee8cc1Swenshuai.xi 113*53ee8cc1Swenshuai.xi #define PQ_SKIPRULE_ENABLE 1 114*53ee8cc1Swenshuai.xi #define PQ_SKIPCOMMTB_ENABLE FALSE 115*53ee8cc1Swenshuai.xi 116*53ee8cc1Swenshuai.xi #define PQ_XRULE_DB_ENABLE 0 117*53ee8cc1Swenshuai.xi #define ESTIMATE_AVAILABLE_RATE 85 118*53ee8cc1Swenshuai.xi #define PQ_BW_H264_ENABLE 0 119*53ee8cc1Swenshuai.xi #define PQ_BW_MM_ENABLE 0 120*53ee8cc1Swenshuai.xi #define PQ_BW_RMVB_ENABLE 0 121*53ee8cc1Swenshuai.xi #define PQ_BW_G3D_ENABLE 0 122*53ee8cc1Swenshuai.xi #define PQ_BW_PIP_ENABLE 0 //PIP case, bw needs strong setting 123*53ee8cc1Swenshuai.xi #define PQ_BW_MVC4kx1k_ENABLE 0 124*53ee8cc1Swenshuai.xi #define PQ_BW_HDMI4kx2k_ENABLE 1 125*53ee8cc1Swenshuai.xi #define PQ_BW_DUALDECODE_ENABLE 0 126*53ee8cc1Swenshuai.xi #define PQ_BW_4K2KPIP_SUPPORT 1 127*53ee8cc1Swenshuai.xi 128*53ee8cc1Swenshuai.xi #define PQ_MADI_88X_MODE 1 129*53ee8cc1Swenshuai.xi #define PQ_UC_CTL 1 130*53ee8cc1Swenshuai.xi #define PQ_MADI_DFK 1 131*53ee8cc1Swenshuai.xi #define PQ_VIP_CTL 1 132*53ee8cc1Swenshuai.xi #define PQ_VIP_OFF_MINUS16 0 133*53ee8cc1Swenshuai.xi #define PQ_VIP_RGBCMY_CTL 0 134*53ee8cc1Swenshuai.xi #define PQ_QM_MWE_CLONE_VER2 1 135*53ee8cc1Swenshuai.xi #define PQ_QM_3D_CLONE_ENABLE 1 136*53ee8cc1Swenshuai.xi 137*53ee8cc1Swenshuai.xi #define PQ_ENABLE_MULTI_LEVEL_AUTO_NR 1 138*53ee8cc1Swenshuai.xi 139*53ee8cc1Swenshuai.xi #define PQ_EN_DMS_SW_CTRL TRUE 140*53ee8cc1Swenshuai.xi #define PQ_ENABLE_RFBL TRUE//FALSE 141*53ee8cc1Swenshuai.xi #define PQ_EN_UCNR_OFF TRUE 142*53ee8cc1Swenshuai.xi #define PQ_ENABLE_FORCE_MADI ENABLE 143*53ee8cc1Swenshuai.xi #define PQ_NEW_HSD_SAMPLING_TYPE TRUE 144*53ee8cc1Swenshuai.xi #define PQ_EN_UCNR_3D_MADI TRUE 145*53ee8cc1Swenshuai.xi 146*53ee8cc1Swenshuai.xi #define PQ_4K2K_P2P_H_OFFSET_LIMITIOM 0 147*53ee8cc1Swenshuai.xi #define PQ_FRCM_CBCR_SWAP_BY_SW 1 148*53ee8cc1Swenshuai.xi #define PQ_SUPPORT_HDMI_4K2K_P2P 1 149*53ee8cc1Swenshuai.xi #define PQ_SUPPORT_DVI_4K2K 1 150*53ee8cc1Swenshuai.xi #define PQ_DISABLE_BYPASS_MODE2_BY_SW 151*53ee8cc1Swenshuai.xi #define PQ_4K2K_PHOTO 1 152*53ee8cc1Swenshuai.xi #define PQ_SUPPORT_SUB_POSTCCS 0 153*53ee8cc1Swenshuai.xi #define PQ_SUPPORT_SUB_DHD 0 154*53ee8cc1Swenshuai.xi 155*53ee8cc1Swenshuai.xi #define U8 MS_U8 156*53ee8cc1Swenshuai.xi #define code 157*53ee8cc1Swenshuai.xi 158*53ee8cc1Swenshuai.xi extern MS_S32 _PQ_Mutex ; 159*53ee8cc1Swenshuai.xi 160*53ee8cc1Swenshuai.xi #if defined (MSOS_TYPE_LINUX) 161*53ee8cc1Swenshuai.xi #if (defined (ANDROID)) 162*53ee8cc1Swenshuai.xi pthread_mutex_t _PQ_MLoad_Mutex; 163*53ee8cc1Swenshuai.xi #else 164*53ee8cc1Swenshuai.xi extern pthread_mutex_t _PQ_MLoad_Mutex; 165*53ee8cc1Swenshuai.xi #endif 166*53ee8cc1Swenshuai.xi #endif 167*53ee8cc1Swenshuai.xi 168*53ee8cc1Swenshuai.xi #if PQ_ENABLE_DEBUG 169*53ee8cc1Swenshuai.xi extern MS_BOOL _u16DbgSwitch; 170*53ee8cc1Swenshuai.xi #define PQ_DBG(x) \ 171*53ee8cc1Swenshuai.xi do{ \ 172*53ee8cc1Swenshuai.xi if (_u16DbgSwitch){ \ 173*53ee8cc1Swenshuai.xi x; \ 174*53ee8cc1Swenshuai.xi } \ 175*53ee8cc1Swenshuai.xi }while(0) 176*53ee8cc1Swenshuai.xi 177*53ee8cc1Swenshuai.xi #define PQ_DUMP_DBG(x) x 178*53ee8cc1Swenshuai.xi #define PQ_DUMP_FILTER_DBG(x) x 179*53ee8cc1Swenshuai.xi #else 180*53ee8cc1Swenshuai.xi #define PQ_DBG(x) //x 181*53ee8cc1Swenshuai.xi #define PQ_DUMP_DBG(x) //x 182*53ee8cc1Swenshuai.xi #define PQ_DUMP_FILTER_DBG(x) //x 183*53ee8cc1Swenshuai.xi #endif 184*53ee8cc1Swenshuai.xi 185*53ee8cc1Swenshuai.xi #define PQ_MAP_REG(reg) (((reg)>>8)&0xFF), ((reg)&0xFF) 186*53ee8cc1Swenshuai.xi #define REG_ADDR_SIZE 2 187*53ee8cc1Swenshuai.xi #define REG_MASK_SIZE 1 188*53ee8cc1Swenshuai.xi 189*53ee8cc1Swenshuai.xi #define PQ_IP_NULL 0xFF 190*53ee8cc1Swenshuai.xi 191*53ee8cc1Swenshuai.xi #define PQTBL_EX 0x10 192*53ee8cc1Swenshuai.xi #define PQTBL_NORMAL 0x11 193*53ee8cc1Swenshuai.xi 194*53ee8cc1Swenshuai.xi #define E_XRULE_HSD 0 195*53ee8cc1Swenshuai.xi #define E_XRULE_VSD 1 196*53ee8cc1Swenshuai.xi #define E_XRULE_HSP 2 197*53ee8cc1Swenshuai.xi #define E_XRULE_VSP 3 198*53ee8cc1Swenshuai.xi #define E_XRULE_CSC 4 199*53ee8cc1Swenshuai.xi 200*53ee8cc1Swenshuai.xi #if PQ_XRULE_DB_ENABLE 201*53ee8cc1Swenshuai.xi #define E_XRULE_DB_NTSC 5 202*53ee8cc1Swenshuai.xi #define E_XRULE_DB_PAL 6 203*53ee8cc1Swenshuai.xi #define E_XRULE_NUM 7 204*53ee8cc1Swenshuai.xi #else 205*53ee8cc1Swenshuai.xi #define E_XRULE_NUM 5 206*53ee8cc1Swenshuai.xi #endif 207*53ee8cc1Swenshuai.xi 208*53ee8cc1Swenshuai.xi 209*53ee8cc1Swenshuai.xi #define _END_OF_TBL_ 0xFFFF 210*53ee8cc1Swenshuai.xi #define _END_OF_BW_TBL_ 0xFFFFFF 211*53ee8cc1Swenshuai.xi #define MaseratiLinearRGB 212*53ee8cc1Swenshuai.xi 213*53ee8cc1Swenshuai.xi #define DS_PQ_MAX_NUM 200 214*53ee8cc1Swenshuai.xi typedef struct 215*53ee8cc1Swenshuai.xi { 216*53ee8cc1Swenshuai.xi MS_U16 u16Addr; 217*53ee8cc1Swenshuai.xi MS_U16 u16Value; 218*53ee8cc1Swenshuai.xi MS_U16 u16Mask; 219*53ee8cc1Swenshuai.xi MS_U16 u16Bank; 220*53ee8cc1Swenshuai.xi } stDS_PQ_REG; 221*53ee8cc1Swenshuai.xi 222*53ee8cc1Swenshuai.xi typedef enum { 223*53ee8cc1Swenshuai.xi PQ_TABTYPE_GENERAL, 224*53ee8cc1Swenshuai.xi PQ_TABTYPE_COMB, 225*53ee8cc1Swenshuai.xi PQ_TABTYPE_SCALER, 226*53ee8cc1Swenshuai.xi PQ_TABTYPE_SRAM1, 227*53ee8cc1Swenshuai.xi PQ_TABTYPE_SRAM2, 228*53ee8cc1Swenshuai.xi PQ_TABTYPE_SRAM3, 229*53ee8cc1Swenshuai.xi PQ_TABTYPE_SRAM4, 230*53ee8cc1Swenshuai.xi PQ_TABTYPE_C_SRAM1, 231*53ee8cc1Swenshuai.xi PQ_TABTYPE_C_SRAM2, 232*53ee8cc1Swenshuai.xi PQ_TABTYPE_C_SRAM3, 233*53ee8cc1Swenshuai.xi PQ_TABTYPE_C_SRAM4, 234*53ee8cc1Swenshuai.xi PQ_TABTYPE_SRAM_COLOR_INDEX, 235*53ee8cc1Swenshuai.xi PQ_TABTYPE_SRAM_COLOR_GAIN_SNR, 236*53ee8cc1Swenshuai.xi PQ_TABTYPE_SRAM_COLOR_GAIN_DNR, 237*53ee8cc1Swenshuai.xi PQ_TABTYPE_VIP_IHC_CRD_SRAM, 238*53ee8cc1Swenshuai.xi PQ_TABTYPE_VIP_ICC_CRD_SRAM, 239*53ee8cc1Swenshuai.xi PQ_TABTYPE_XVYCC_DE_GAMMA_SRAM, 240*53ee8cc1Swenshuai.xi PQ_TABTYPE_XVYCC_GAMMA_SRAM, 241*53ee8cc1Swenshuai.xi PQ_TABTYPE_SWDRIVER, 242*53ee8cc1Swenshuai.xi PQ_TABTYPE_LinearRGB_DE_GAMMA_SRAM, 243*53ee8cc1Swenshuai.xi PQ_TABTYPE_LinearRGB_GAMMA_SRAM, 244*53ee8cc1Swenshuai.xi 245*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_GENERAL = 50, 246*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_COMB = 51, 247*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SCALER = 52, 248*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SRAM1 = 53, 249*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SRAM2 = 54, 250*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SRAM3 = 55, 251*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SRAM4 = 56, 252*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_C_SRAM1 = 57, 253*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_C_SRAM2 = 58, 254*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_C_SRAM3 = 59, 255*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_C_SRAM4 = 60, 256*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SRAM_COLOR_INDEX = 61, 257*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SRAM_COLOR_GAIN_SNR = 62, 258*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SRAM_COLOR_GAIN_DNR = 63, 259*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_VIP_IHC_CRD_SRAM = 64, 260*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_VIP_ICC_CRD_SRAM = 65, 261*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_XVYCC_DE_GAMMA_SRAM = 66, 262*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_XVYCC_GAMMA_SRAM = 67, 263*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_SWDRIVER = 68, 264*53ee8cc1Swenshuai.xi PQ_TABTYPE_UFSC_100SERIES = 69, 265*53ee8cc1Swenshuai.xi } EN_PQ_TABTYPE; 266*53ee8cc1Swenshuai.xi 267*53ee8cc1Swenshuai.xi 268*53ee8cc1Swenshuai.xi typedef enum 269*53ee8cc1Swenshuai.xi { 270*53ee8cc1Swenshuai.xi PQ_MD_720x480_60I, // 00 271*53ee8cc1Swenshuai.xi PQ_MD_720x480_60P, // 01 272*53ee8cc1Swenshuai.xi PQ_MD_720x576_50I, // 02 273*53ee8cc1Swenshuai.xi PQ_MD_720x576_50P, // 03 274*53ee8cc1Swenshuai.xi PQ_MD_1280x720_50P, // 04 275*53ee8cc1Swenshuai.xi PQ_MD_1280x720_60P, // 05 276*53ee8cc1Swenshuai.xi PQ_MD_1920x1080_50I, // 06 277*53ee8cc1Swenshuai.xi PQ_MD_1920x1080_60I, // 07 278*53ee8cc1Swenshuai.xi PQ_MD_1920x1080_24P, // 08 279*53ee8cc1Swenshuai.xi PQ_MD_1920x1080_25P, // 09 280*53ee8cc1Swenshuai.xi PQ_MD_1920x1080_30P, // 10 281*53ee8cc1Swenshuai.xi PQ_MD_1920x1080_50P, // 11 282*53ee8cc1Swenshuai.xi PQ_MD_1920x1080_60P, // 12 283*53ee8cc1Swenshuai.xi PQ_MD_Num, 284*53ee8cc1Swenshuai.xi }PQ_MODE_INDEX; 285*53ee8cc1Swenshuai.xi 286*53ee8cc1Swenshuai.xi 287*53ee8cc1Swenshuai.xi typedef struct 288*53ee8cc1Swenshuai.xi { 289*53ee8cc1Swenshuai.xi MS_U8 *pIPCommTable; 290*53ee8cc1Swenshuai.xi MS_U8 *pIPTable; 291*53ee8cc1Swenshuai.xi MS_U8 u8TabNums; 292*53ee8cc1Swenshuai.xi MS_U8 u8TabType; 293*53ee8cc1Swenshuai.xi } EN_IPTAB_INFO; 294*53ee8cc1Swenshuai.xi 295*53ee8cc1Swenshuai.xi typedef struct 296*53ee8cc1Swenshuai.xi { 297*53ee8cc1Swenshuai.xi MS_U8 *pIPTable; 298*53ee8cc1Swenshuai.xi MS_U8 u8TabNums; 299*53ee8cc1Swenshuai.xi MS_U8 u8TabType; 300*53ee8cc1Swenshuai.xi MS_U8 u8TabIdx; 301*53ee8cc1Swenshuai.xi } EN_IP_Info; 302*53ee8cc1Swenshuai.xi 303*53ee8cc1Swenshuai.xi enum 304*53ee8cc1Swenshuai.xi { 305*53ee8cc1Swenshuai.xi PQ_FUNC_DUMP_REG, 306*53ee8cc1Swenshuai.xi PQ_FUNC_CHK_REG, 307*53ee8cc1Swenshuai.xi }; 308*53ee8cc1Swenshuai.xi 309*53ee8cc1Swenshuai.xi #define PQ_MUX_DEBUG 0 310*53ee8cc1Swenshuai.xi 311*53ee8cc1Swenshuai.xi #define BK_UFSC_SCALER_BASE 0x140000 312*53ee8cc1Swenshuai.xi 313*53ee8cc1Swenshuai.xi #define SCALER_REGISTER_SPREAD 1 314*53ee8cc1Swenshuai.xi 315*53ee8cc1Swenshuai.xi #if(SCALER_REGISTER_SPREAD) 316*53ee8cc1Swenshuai.xi #define BK_SCALER_BASE 0x130000 317*53ee8cc1Swenshuai.xi 318*53ee8cc1Swenshuai.xi // no need to store bank for spread reg 319*53ee8cc1Swenshuai.xi #define SC_BK_STORE_NOMUTEX 320*53ee8cc1Swenshuai.xi 321*53ee8cc1Swenshuai.xi #define SC_BK_RESTORE_NOMUTEX 322*53ee8cc1Swenshuai.xi 323*53ee8cc1Swenshuai.xi #if(PQ_MUX_DEBUG) 324*53ee8cc1Swenshuai.xi // no need to store bank for spread reg 325*53ee8cc1Swenshuai.xi #define SC_BK_STORE_MUTEX \ 326*53ee8cc1Swenshuai.xi if(!MsOS_ObtainMutex(_PQ_Mutex, MSOS_WAIT_FOREVER)) \ 327*53ee8cc1Swenshuai.xi { \ 328*53ee8cc1Swenshuai.xi printf("==========================\n"); \ 329*53ee8cc1Swenshuai.xi printf("[%s][%s][%06d] Mutex taking timeout\n",__FILE__,__FUNCTION__,__LINE__); \ 330*53ee8cc1Swenshuai.xi } 331*53ee8cc1Swenshuai.xi 332*53ee8cc1Swenshuai.xi // restore bank 333*53ee8cc1Swenshuai.xi #define SC_BK_RESTORE_MUTEX \ 334*53ee8cc1Swenshuai.xi MsOS_ReleaseMutex(_PQ_Mutex); 335*53ee8cc1Swenshuai.xi #else 336*53ee8cc1Swenshuai.xi #define SC_BK_STORE_MUTEX \ 337*53ee8cc1Swenshuai.xi if(!MsOS_ObtainMutex(_PQ_Mutex, MSOS_WAIT_FOREVER)) \ 338*53ee8cc1Swenshuai.xi { \ 339*53ee8cc1Swenshuai.xi } 340*53ee8cc1Swenshuai.xi 341*53ee8cc1Swenshuai.xi // restore bank 342*53ee8cc1Swenshuai.xi #define SC_BK_RESTORE_MUTEX \ 343*53ee8cc1Swenshuai.xi MsOS_ReleaseMutex(_PQ_Mutex); 344*53ee8cc1Swenshuai.xi #endif 345*53ee8cc1Swenshuai.xi 346*53ee8cc1Swenshuai.xi // switch bank 347*53ee8cc1Swenshuai.xi #define SC_BK_SWITCH(_x_) 348*53ee8cc1Swenshuai.xi 349*53ee8cc1Swenshuai.xi #define SC_BK_CURRENT (u8CurBank) 350*53ee8cc1Swenshuai.xi #else 351*53ee8cc1Swenshuai.xi #define BK_SCALER_BASE 0x102F00 352*53ee8cc1Swenshuai.xi 353*53ee8cc1Swenshuai.xi #define SC_BK_STORE_NOMUTEX \ 354*53ee8cc1Swenshuai.xi MS_U8 u8Bank; \ 355*53ee8cc1Swenshuai.xi u8Bank = MApi_XC_ReadByte(BK_SCALER_BASE) 356*53ee8cc1Swenshuai.xi 357*53ee8cc1Swenshuai.xi // restore bank 358*53ee8cc1Swenshuai.xi #define SC_BK_RESTORE_NOMUTEX MApi_XC_WriteByte(BK_SCALER_BASE, u8Bank); 359*53ee8cc1Swenshuai.xi 360*53ee8cc1Swenshuai.xi #define SC_MUTEX_ENTRY \ 361*53ee8cc1Swenshuai.xi if(!MsOS_ObtainMutex(_PQ_Mutex, MSOS_WAIT_FOREVER)) \ 362*53ee8cc1Swenshuai.xi { \ 363*53ee8cc1Swenshuai.xi } \ 364*53ee8cc1Swenshuai.xi 365*53ee8cc1Swenshuai.xi #define SC_MUTEX_RETURN \ 366*53ee8cc1Swenshuai.xi MsOS_ReleaseMutex(_PQ_Mutex); 367*53ee8cc1Swenshuai.xi 368*53ee8cc1Swenshuai.xi #if(PQ_MUX_DEBUG) 369*53ee8cc1Swenshuai.xi // store bank 370*53ee8cc1Swenshuai.xi #define SC_BK_STORE_MUTEX \ 371*53ee8cc1Swenshuai.xi MS_U8 u8Bank; \ 372*53ee8cc1Swenshuai.xi if(!MsOS_ObtainMutex(_PQ_Mutex, MSOS_WAIT_FOREVER)) \ 373*53ee8cc1Swenshuai.xi { \ 374*53ee8cc1Swenshuai.xi printf("==========================\n"); \ 375*53ee8cc1Swenshuai.xi printf("[%s][%s][%06d] Mutex taking timeout\n",__FILE__,__FUNCTION__,__LINE__); \ 376*53ee8cc1Swenshuai.xi } \ 377*53ee8cc1Swenshuai.xi u8Bank = MApi_XC_ReadByte(BK_SCALER_BASE) 378*53ee8cc1Swenshuai.xi 379*53ee8cc1Swenshuai.xi // restore bank 380*53ee8cc1Swenshuai.xi #define SC_BK_RESTORE_MUTEX \ 381*53ee8cc1Swenshuai.xi MApi_XC_WriteByte(BK_SCALER_BASE, u8Bank); \ 382*53ee8cc1Swenshuai.xi MsOS_ReleaseMutex(_PQ_Mutex); 383*53ee8cc1Swenshuai.xi #else 384*53ee8cc1Swenshuai.xi #define SC_BK_STORE_MUTEX \ 385*53ee8cc1Swenshuai.xi MS_U8 u8Bank; \ 386*53ee8cc1Swenshuai.xi if(!MsOS_ObtainMutex(_PQ_Mutex, MSOS_WAIT_FOREVER)) \ 387*53ee8cc1Swenshuai.xi { \ 388*53ee8cc1Swenshuai.xi } \ 389*53ee8cc1Swenshuai.xi u8Bank = MApi_XC_ReadByte(BK_SCALER_BASE) 390*53ee8cc1Swenshuai.xi 391*53ee8cc1Swenshuai.xi // restore bank 392*53ee8cc1Swenshuai.xi #define SC_BK_RESTORE_MUTEX \ 393*53ee8cc1Swenshuai.xi MApi_XC_WriteByte(BK_SCALER_BASE, u8Bank); \ 394*53ee8cc1Swenshuai.xi MsOS_ReleaseMutex(_PQ_Mutex); 395*53ee8cc1Swenshuai.xi #endif 396*53ee8cc1Swenshuai.xi 397*53ee8cc1Swenshuai.xi // switch bank 398*53ee8cc1Swenshuai.xi #define SC_BK_SWITCH(_x_)\ 399*53ee8cc1Swenshuai.xi MApi_XC_WriteByte(BK_SCALER_BASE, _x_) 400*53ee8cc1Swenshuai.xi 401*53ee8cc1Swenshuai.xi #define SC_BK_CURRENT \ 402*53ee8cc1Swenshuai.xi MApi_XC_ReadByte(BK_SCALER_BASE) 403*53ee8cc1Swenshuai.xi #endif 404*53ee8cc1Swenshuai.xi 405*53ee8cc1Swenshuai.xi 406*53ee8cc1Swenshuai.xi 407*53ee8cc1Swenshuai.xi 408*53ee8cc1Swenshuai.xi // store bank 409*53ee8cc1Swenshuai.xi #define COMB_BK_STORE \ 410*53ee8cc1Swenshuai.xi MS_U8 u8Bank; \ 411*53ee8cc1Swenshuai.xi u8Bank = MApi_XC_ReadByte(COMB_REG_BASE) 412*53ee8cc1Swenshuai.xi 413*53ee8cc1Swenshuai.xi // restore bank 414*53ee8cc1Swenshuai.xi #define COMB_BK_RESTORE \ 415*53ee8cc1Swenshuai.xi MApi_XC_WriteByte(COMB_REG_BASE, u8Bank) 416*53ee8cc1Swenshuai.xi 417*53ee8cc1Swenshuai.xi // switch bank 418*53ee8cc1Swenshuai.xi #define COMB_BK_SWITCH(_x_)\ 419*53ee8cc1Swenshuai.xi MApi_XC_WriteByte(COMB_REG_BASE, _x_) 420*53ee8cc1Swenshuai.xi 421*53ee8cc1Swenshuai.xi #define COMB_BK_CURRENT \ 422*53ee8cc1Swenshuai.xi MApi_XC_ReadByte(COMB_REG_BASE) 423*53ee8cc1Swenshuai.xi 424*53ee8cc1Swenshuai.xi #define PQ_IP_COMM 0xfe 425*53ee8cc1Swenshuai.xi #define PQ_IP_ALL 0xff 426*53ee8cc1Swenshuai.xi 427*53ee8cc1Swenshuai.xi 428*53ee8cc1Swenshuai.xi #endif /* _DRVPQ_DEFINE_H_ */ 429*53ee8cc1Swenshuai.xi 430