xref: /utopia/UTPA2-700.0.x/modules/mspi/hal/k6/mspi/regMSPI.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// file    regMSPI.h
98*53ee8cc1Swenshuai.xi /// @brief  Master SPI Register Definition
99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
100*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #ifndef _REG_MSPI_H_
103*53ee8cc1Swenshuai.xi #define _REG_MSPI_H_
104*53ee8cc1Swenshuai.xi 
105*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
106*53ee8cc1Swenshuai.xi // Include File
107*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
108*53ee8cc1Swenshuai.xi 
109*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
110*53ee8cc1Swenshuai.xi //  Hardware Capability
111*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
112*53ee8cc1Swenshuai.xi 
113*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
114*53ee8cc1Swenshuai.xi //  Macro and Define
115*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
116*53ee8cc1Swenshuai.xi // BASEADDR & BK
117*53ee8cc1Swenshuai.xi #define BASEADDR_RIU                   0xBF000000
118*53ee8cc1Swenshuai.xi 
119*53ee8cc1Swenshuai.xi // BASEADDR & BK
120*53ee8cc1Swenshuai.xi #define BK_MSP                         0x1300*2
121*53ee8cc1Swenshuai.xi #define BK_MSP1                        0x0C00*2
122*53ee8cc1Swenshuai.xi #define BK_CLK0                        0xB00*2
123*53ee8cc1Swenshuai.xi 
124*53ee8cc1Swenshuai.xi #define MSPI_REG_BASE                  0x200
125*53ee8cc1Swenshuai.xi #define MSPI_WRITE_BUF_OFFSET          0x40
126*53ee8cc1Swenshuai.xi #define MSPI_READ_BUF_OFFSET           0x44
127*53ee8cc1Swenshuai.xi #define MSPI_WBF_SIZE_OFFSET           0x48
128*53ee8cc1Swenshuai.xi #define MSPI_RBF_SIZE_OFFSET           0x48
129*53ee8cc1Swenshuai.xi     // read/ write buffer size
130*53ee8cc1Swenshuai.xi     #define MSPI_RWSIZE_MASK               0xFF
131*53ee8cc1Swenshuai.xi     #define MSPI_RSIZE_BIT_OFFSET          0x8
132*53ee8cc1Swenshuai.xi     #define MAX_READ_BUF_SIZE              0x7
133*53ee8cc1Swenshuai.xi     #define MAX_WRITE_BUF_SIZE             0x7
134*53ee8cc1Swenshuai.xi // CLK config
135*53ee8cc1Swenshuai.xi #define MSPI_CTRL_OFFSET               0x49
136*53ee8cc1Swenshuai.xi #define MSPI_CLK_CLOCK_OFFSET          0x49
137*53ee8cc1Swenshuai.xi     #define MSPI_CLK_CLOCK_BIT_OFFSET      0x08
138*53ee8cc1Swenshuai.xi     #define MSPI_CLK_CLOCK_MASK            0xFF
139*53ee8cc1Swenshuai.xi     #define MSPI_CLK_PHASE_MASK            0x40
140*53ee8cc1Swenshuai.xi     #define MSPI_CLK_PHASE_BIT_OFFSET      0x06
141*53ee8cc1Swenshuai.xi     #define MSPI_CLK_POLARITY_MASK         0x80
142*53ee8cc1Swenshuai.xi 	#define MSPI_CLK_POLARITY_BIT_OFFSET   0x07
143*53ee8cc1Swenshuai.xi     #define MSPI_CLK_PHASE_MAX             0x1
144*53ee8cc1Swenshuai.xi     #define MSPI_CLK_POLARITY_MAX          0x1
145*53ee8cc1Swenshuai.xi     #define MSPI_CLK_CLOCK_MAX             0x7
146*53ee8cc1Swenshuai.xi // DC config
147*53ee8cc1Swenshuai.xi #define MSPI_DC_MASK                   0xFF
148*53ee8cc1Swenshuai.xi #define MSPI_DC_BIT_OFFSET             0x08
149*53ee8cc1Swenshuai.xi #define MSPI_DC_TR_START_OFFSET        0x4A
150*53ee8cc1Swenshuai.xi     #define MSPI_DC_TRSTART_MAX            0xFF
151*53ee8cc1Swenshuai.xi #define MSPI_DC_TR_END_OFFSET          0x4A
152*53ee8cc1Swenshuai.xi     #define MSPI_DC_TREND_MAX              0xFF
153*53ee8cc1Swenshuai.xi #define MSPI_DC_TB_OFFSET              0x4B
154*53ee8cc1Swenshuai.xi     #define MSPI_DC_TB_MAX                 0xFF
155*53ee8cc1Swenshuai.xi #define MSPI_DC_TRW_OFFSET             0x4B
156*53ee8cc1Swenshuai.xi     #define MSPI_DC_TRW_MAX                0xFF
157*53ee8cc1Swenshuai.xi // Frame Config
158*53ee8cc1Swenshuai.xi #define MSPI_FRAME_WBIT_OFFSET         0x4C
159*53ee8cc1Swenshuai.xi #define MSPI_FRAME_RBIT_OFFSET         0x4E
160*53ee8cc1Swenshuai.xi     #define MSPI_FRAME_BIT_MAX             0x07
161*53ee8cc1Swenshuai.xi     #define MSPI_FRAME_BIT_MASK            0x07
162*53ee8cc1Swenshuai.xi     #define MSPI_FRAME_BIT_FIELD           0x03
163*53ee8cc1Swenshuai.xi #define MSPI_LSB_FIRST_OFFSET          0x50
164*53ee8cc1Swenshuai.xi #define MSPI_TRIGGER_OFFSET            0x5A
165*53ee8cc1Swenshuai.xi #define MSPI_DONE_OFFSET               0x5B
166*53ee8cc1Swenshuai.xi #define MSPI_DONE_CLEAR_OFFSET         0x5C
167*53ee8cc1Swenshuai.xi #define MSPI_CHIP_SELECT_OFFSET        0x5F
168*53ee8cc1Swenshuai.xi //chip select bit map
169*53ee8cc1Swenshuai.xi     #define MSPI_CHIP_SELECT_MAX           0x07
170*53ee8cc1Swenshuai.xi // control bit
171*53ee8cc1Swenshuai.xi #define MSPI_DONE_FLAG                 0x01
172*53ee8cc1Swenshuai.xi #define MSPI_TRIGGER                   0x01
173*53ee8cc1Swenshuai.xi #define MSPI_CLEAR_DONE                0x01
174*53ee8cc1Swenshuai.xi #define MSPI_INT_ENABLE                0x04
175*53ee8cc1Swenshuai.xi #define MSPI_RESET                     0x02
176*53ee8cc1Swenshuai.xi #define MSPI_ENABLE                    0x01
177*53ee8cc1Swenshuai.xi 
178*53ee8cc1Swenshuai.xi // CLKGEN0
179*53ee8cc1Swenshuai.xi #define MSPI_CLK_CFG                   0x16
180*53ee8cc1Swenshuai.xi     #define  MSPI_CLK_CFG_OFFSET           0x0A
181*53ee8cc1Swenshuai.xi     #define  MSPI_CLK_MASK                 0x1FFF
182*53ee8cc1Swenshuai.xi     #define  MSPI_MAXCLKLEVEL			   0x03
183*53ee8cc1Swenshuai.xi #endif // _REG_MSPI_H_
184*53ee8cc1Swenshuai.xi 
185