xref: /utopia/UTPA2-700.0.x/modules/msos/hal/macan/mmio/halMMIO.c (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// file    halMMIO.c
98*53ee8cc1Swenshuai.xi /// @brief  memory map io (MMIO) HAL
99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
100*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////////////////////////////////////////////////
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi 
103*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
104*53ee8cc1Swenshuai.xi //  Include Files
105*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
106*53ee8cc1Swenshuai.xi 
107*53ee8cc1Swenshuai.xi #include "MsCommon.h"
108*53ee8cc1Swenshuai.xi #include "halMMIO.h"
109*53ee8cc1Swenshuai.xi #include "drvMMIO.h"
110*53ee8cc1Swenshuai.xi 
111*53ee8cc1Swenshuai.xi // for getting mapped IO base from DRV
112*53ee8cc1Swenshuai.xi extern MS_VIRT   _virtPM_Bank         ;
113*53ee8cc1Swenshuai.xi extern MS_U32   _u32PM_Bank_SIZE    ;
114*53ee8cc1Swenshuai.xi extern MS_VIRT   _virtNonPM_Bank      ;
115*53ee8cc1Swenshuai.xi extern MS_U32   _u32NonPM_Bank_SIZE ;
116*53ee8cc1Swenshuai.xi extern MS_VIRT   _virtFRC_Bank      ; //frcr2_integration###
117*53ee8cc1Swenshuai.xi extern MS_U32   _u32FRC_Bank_SIZE ; //frcr2_integration###
118*53ee8cc1Swenshuai.xi 
119*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
120*53ee8cc1Swenshuai.xi //  Driver Compiler Options
121*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
122*53ee8cc1Swenshuai.xi 
123*53ee8cc1Swenshuai.xi 
124*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
125*53ee8cc1Swenshuai.xi //  Global Variables
126*53ee8cc1Swenshuai.xi //--------------------------------------------------------------------------------------------------
127*53ee8cc1Swenshuai.xi MS_VIRT virt_ge0_mmio_base;
128*53ee8cc1Swenshuai.xi 
129*53ee8cc1Swenshuai.xi 
130*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
131*53ee8cc1Swenshuai.xi //  Local Defines
132*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
133*53ee8cc1Swenshuai.xi #ifdef MSOS_TYPE_LINUX
134*53ee8cc1Swenshuai.xi     // assume linux always running on mips
135*53ee8cc1Swenshuai.xi     #define HAL_MMIO_PM_BASE            0x1f000000UL
136*53ee8cc1Swenshuai.xi     #define HAL_MMIO_PM_SIZE            0x00A00000UL
137*53ee8cc1Swenshuai.xi     #define HAL_MMIO_NONPM_BASE         0x1f200000UL
138*53ee8cc1Swenshuai.xi     #define HAL_MMIO_NONPM_SIZE         0x000e0000UL
139*53ee8cc1Swenshuai.xi     #define HAL_MMIO_FLASH_BASE0        0x14000000UL
140*53ee8cc1Swenshuai.xi     #define HAL_MMIO_FLASH_SIZE0        0x1000000UL
141*53ee8cc1Swenshuai.xi     #define HAL_MMIO_FRC_BASE           0x1f800000UL //frcr2_integration###
142*53ee8cc1Swenshuai.xi     #define HAL_MMIO_FRC_SIZE           0x00013600UL //frcr2_integration###
143*53ee8cc1Swenshuai.xi #else
144*53ee8cc1Swenshuai.xi     #if defined (MCU_AEON)
145*53ee8cc1Swenshuai.xi         #define HAL_MMIO_PM_BASE        0xFA000000UL
146*53ee8cc1Swenshuai.xi         #define HAL_MMIO_PM_SIZE        0x00007B80UL
147*53ee8cc1Swenshuai.xi         #define HAL_MMIO_NONPM_BASE     0xFA200000UL
148*53ee8cc1Swenshuai.xi         #define HAL_MMIO_NONPM_SIZE     0x00025600UL
149*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FLASH_BASE0    0xA1000000UL // non-cache // 0xA1000000 for cache
150*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FLASH_SIZE0    0x1000000UL
151*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FRC_BASE       0xFA800000UL //frcr2_integration###
152*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FRC_SIZE       0x00013600UL //frcr2_integration###
153*53ee8cc1Swenshuai.xi     #elif defined (MCU_ARM_CA7)
154*53ee8cc1Swenshuai.xi         #define HAL_MMIO_PM_BASE        0x1f000000UL
155*53ee8cc1Swenshuai.xi         #define HAL_MMIO_PM_SIZE        0x00007B80UL
156*53ee8cc1Swenshuai.xi         #define HAL_MMIO_NONPM_BASE     0x1f200000UL
157*53ee8cc1Swenshuai.xi         #define HAL_MMIO_NONPM_SIZE     0x00025600UL
158*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FLASH_BASE0    0x14000000UL
159*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FLASH_SIZE0    0x1000000UL
160*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FRC_BASE       0x1f800000UL //frcr2_integration###
161*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FRC_SIZE       0x00013600UL //frcr2_integration###
162*53ee8cc1Swenshuai.xi     #elif defined (MCU_ARM_CA53)
163*53ee8cc1Swenshuai.xi         #define HAL_MMIO_PM_BASE        0x1f000000UL
164*53ee8cc1Swenshuai.xi         #define HAL_MMIO_PM_SIZE        0x00007B80UL
165*53ee8cc1Swenshuai.xi         #define HAL_MMIO_NONPM_BASE     0x1f200000UL
166*53ee8cc1Swenshuai.xi         #define HAL_MMIO_NONPM_SIZE     0x00025600UL
167*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FLASH_BASE0    0x14000000UL
168*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FLASH_SIZE0    0x1000000UL
169*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FRC_BASE       0x1f800000UL //frcr2_integration###
170*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FRC_SIZE       0x00013600UL //frcr2_integration###
171*53ee8cc1Swenshuai.xi     #elif defined (MCU_ARM_9)
172*53ee8cc1Swenshuai.xi 	#if defined (MBOOT) || defined (MSOS_TYPE_NUTTX) || defined (MSOS_TYPE_OPTEE)
173*53ee8cc1Swenshuai.xi             #define HAL_MMIO_PM_BASE        0x1f000000
174*53ee8cc1Swenshuai.xi             #define HAL_MMIO_PM_SIZE        0x00007B80
175*53ee8cc1Swenshuai.xi             #define HAL_MMIO_NONPM_BASE     0x1f200000
176*53ee8cc1Swenshuai.xi             #define HAL_MMIO_NONPM_SIZE     0x00025600
177*53ee8cc1Swenshuai.xi             #define HAL_MMIO_FLASH_BASE0    0x14000000
178*53ee8cc1Swenshuai.xi             #define HAL_MMIO_FLASH_SIZE0    0x1000000
179*53ee8cc1Swenshuai.xi         #else
180*53ee8cc1Swenshuai.xi             #define HAL_MMIO_PM_BASE        0xfd000000
181*53ee8cc1Swenshuai.xi             #define HAL_MMIO_PM_SIZE        0x00007B80
182*53ee8cc1Swenshuai.xi             #define HAL_MMIO_NONPM_BASE     0xfd200000
183*53ee8cc1Swenshuai.xi             #define HAL_MMIO_NONPM_SIZE     0x00025600
184*53ee8cc1Swenshuai.xi             #define HAL_MMIO_FLASH_BASE0    0xfe000000
185*53ee8cc1Swenshuai.xi             #define HAL_MMIO_FLASH_SIZE0    0x1000000
186*53ee8cc1Swenshuai.xi         #endif
187*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FRC_BASE       0x1f800000UL //frcr2_integration###
188*53ee8cc1Swenshuai.xi         #define HAL_MMIO_FRC_SIZE       0x00013600UL //frcr2_integration###
189*53ee8cc1Swenshuai.xi     #else
190*53ee8cc1Swenshuai.xi         #error "Please choose MCU";
191*53ee8cc1Swenshuai.xi     #endif
192*53ee8cc1Swenshuai.xi #endif
193*53ee8cc1Swenshuai.xi 
194*53ee8cc1Swenshuai.xi 
195*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
196*53ee8cc1Swenshuai.xi //  Local Structurs
197*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
198*53ee8cc1Swenshuai.xi 
199*53ee8cc1Swenshuai.xi 
200*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
201*53ee8cc1Swenshuai.xi //  Global Variables
202*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
203*53ee8cc1Swenshuai.xi 
204*53ee8cc1Swenshuai.xi 
205*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
206*53ee8cc1Swenshuai.xi //  Local Variables
207*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
208*53ee8cc1Swenshuai.xi 
209*53ee8cc1Swenshuai.xi 
210*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
211*53ee8cc1Swenshuai.xi //  Debug Functions
212*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
213*53ee8cc1Swenshuai.xi 
214*53ee8cc1Swenshuai.xi 
215*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
216*53ee8cc1Swenshuai.xi //  Local Functions
217*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
218*53ee8cc1Swenshuai.xi 
219*53ee8cc1Swenshuai.xi 
220*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
221*53ee8cc1Swenshuai.xi //  Global Functions
222*53ee8cc1Swenshuai.xi //-------------------------------------------------------------------------------------------------
HAL_MMIO_GetType(MS_U32 u32Module)223*53ee8cc1Swenshuai.xi MS_U16  HAL_MMIO_GetType(MS_U32 u32Module)
224*53ee8cc1Swenshuai.xi {
225*53ee8cc1Swenshuai.xi     switch (u32Module)
226*53ee8cc1Swenshuai.xi     {
227*53ee8cc1Swenshuai.xi     //HAL_MMIO_PM_BANK
228*53ee8cc1Swenshuai.xi     case MS_MODULE_PM       :
229*53ee8cc1Swenshuai.xi     case MS_MODULE_IR       :
230*53ee8cc1Swenshuai.xi     case MS_MODULE_ISP      :
231*53ee8cc1Swenshuai.xi     case MS_MODULE_PWS      :
232*53ee8cc1Swenshuai.xi         return DRV_MMIO_PM_BANK;
233*53ee8cc1Swenshuai.xi 
234*53ee8cc1Swenshuai.xi     //HAL_MMIO_NONPM_BANK
235*53ee8cc1Swenshuai.xi     case MS_MODULE_HW       :
236*53ee8cc1Swenshuai.xi     case MS_MODULE_CHIPTOP  :
237*53ee8cc1Swenshuai.xi     case MS_MODULE_MIU      :
238*53ee8cc1Swenshuai.xi     case MS_MODULE_ACE      :
239*53ee8cc1Swenshuai.xi     case MS_MODULE_AUDIO    :
240*53ee8cc1Swenshuai.xi     case MS_MODULE_AVD      :
241*53ee8cc1Swenshuai.xi     case MS_MODULE_BDMA     :
242*53ee8cc1Swenshuai.xi     case MS_MODULE_DLC      :
243*53ee8cc1Swenshuai.xi     case MS_MODULE_DMD      :
244*53ee8cc1Swenshuai.xi     case MS_MODULE_GE       :
245*53ee8cc1Swenshuai.xi     case MS_MODULE_GOP      :
246*53ee8cc1Swenshuai.xi     case MS_MODULE_GPIO     :
247*53ee8cc1Swenshuai.xi     case MS_MODULE_HVD      :
248*53ee8cc1Swenshuai.xi     case MS_MODULE_HWI2C    :
249*53ee8cc1Swenshuai.xi     case MS_MODULE_IRQ      :
250*53ee8cc1Swenshuai.xi     case MS_MODULE_JPD      :
251*53ee8cc1Swenshuai.xi     case MS_MODULE_MBX      :
252*53ee8cc1Swenshuai.xi     case MS_MODULE_MFE      :
253*53ee8cc1Swenshuai.xi     case MS_MODULE_MHEG5    :
254*53ee8cc1Swenshuai.xi     case MS_MODULE_MVD      :
255*53ee8cc1Swenshuai.xi     case MS_MODULE_MVOP     :
256*53ee8cc1Swenshuai.xi     case MS_MODULE_RVD      :
257*53ee8cc1Swenshuai.xi     case MS_MODULE_TSP      :
258*53ee8cc1Swenshuai.xi     case MS_MODULE_UART     :
259*53ee8cc1Swenshuai.xi     case MS_MODULE_VPU      :
260*53ee8cc1Swenshuai.xi     case MS_MODULE_XC       :
261*53ee8cc1Swenshuai.xi     case MS_MODULE_PCMCIA   :
262*53ee8cc1Swenshuai.xi     case MS_MODULE_PFSH     :
263*53ee8cc1Swenshuai.xi     case MS_MODULE_PNL      :
264*53ee8cc1Swenshuai.xi     case MS_MODULE_PWM      :
265*53ee8cc1Swenshuai.xi     case MS_MODULE_SEM      :
266*53ee8cc1Swenshuai.xi     case MS_MODULE_VBI      :
267*53ee8cc1Swenshuai.xi     case MS_MODULE_VIF      :
268*53ee8cc1Swenshuai.xi     case MS_MODULE_DIP      :
269*53ee8cc1Swenshuai.xi 	case MS_MODULE_MPIF     :
270*53ee8cc1Swenshuai.xi 	case MS_MODULE_MMFILEIN :
271*53ee8cc1Swenshuai.xi     case MS_MODULE_GPD      :
272*53ee8cc1Swenshuai.xi     case MS_MODULE_TSO      :
273*53ee8cc1Swenshuai.xi     case MS_MODULE_CMDQ     :
274*53ee8cc1Swenshuai.xi         return DRV_MMIO_NONPM_BANK;
275*53ee8cc1Swenshuai.xi 
276*53ee8cc1Swenshuai.xi     case MS_MODULE_SC       :
277*53ee8cc1Swenshuai.xi         return DRV_MMIO_SC_BANK;
278*53ee8cc1Swenshuai.xi 
279*53ee8cc1Swenshuai.xi      //HAL_MMIO_FLASH_BANK0
280*53ee8cc1Swenshuai.xi     case MS_MODULE_FLASH    :
281*53ee8cc1Swenshuai.xi         return DRV_MMIO_FLASH_BANK0;
282*53ee8cc1Swenshuai.xi     case MS_MODULE_FRC      : //frcr2_integration###
283*53ee8cc1Swenshuai.xi         return DRV_MMIO_FRC_BANK; //frcr2_integration###
284*53ee8cc1Swenshuai.xi 
285*53ee8cc1Swenshuai.xi     default:
286*53ee8cc1Swenshuai.xi         return 0xFFFF; //undefine type
287*53ee8cc1Swenshuai.xi     }
288*53ee8cc1Swenshuai.xi 
289*53ee8cc1Swenshuai.xi     return 0xFFFF; //undefine type
290*53ee8cc1Swenshuai.xi }
291*53ee8cc1Swenshuai.xi 
292*53ee8cc1Swenshuai.xi 
HAL_MMIO_GetBase(MS_PHY * virtBaseAddr,MS_PHY * pu32BaseSize,MS_U32 u32BankType)293*53ee8cc1Swenshuai.xi MS_BOOL HAL_MMIO_GetBase(MS_PHY* virtBaseAddr, MS_PHY* pu32BaseSize, MS_U32 u32BankType)
294*53ee8cc1Swenshuai.xi {
295*53ee8cc1Swenshuai.xi     MS_BOOL bRet = TRUE;
296*53ee8cc1Swenshuai.xi 
297*53ee8cc1Swenshuai.xi     *virtBaseAddr = 0;
298*53ee8cc1Swenshuai.xi     *pu32BaseSize = 0;
299*53ee8cc1Swenshuai.xi     switch (u32BankType)
300*53ee8cc1Swenshuai.xi     {
301*53ee8cc1Swenshuai.xi     case DRV_MMIO_PM_BANK:
302*53ee8cc1Swenshuai.xi         *virtBaseAddr = (MS_PHY)HAL_MMIO_PM_BASE;
303*53ee8cc1Swenshuai.xi         *pu32BaseSize = (MS_PHY)HAL_MMIO_PM_SIZE;
304*53ee8cc1Swenshuai.xi         break;
305*53ee8cc1Swenshuai.xi     case DRV_MMIO_NONPM_BANK:
306*53ee8cc1Swenshuai.xi         *virtBaseAddr = (MS_PHY)HAL_MMIO_NONPM_BASE;
307*53ee8cc1Swenshuai.xi         *pu32BaseSize = (MS_PHY)HAL_MMIO_NONPM_SIZE;
308*53ee8cc1Swenshuai.xi         break;
309*53ee8cc1Swenshuai.xi     case DRV_MMIO_FLASH_BANK0:
310*53ee8cc1Swenshuai.xi         *virtBaseAddr = (MS_PHY)HAL_MMIO_FLASH_BASE0;
311*53ee8cc1Swenshuai.xi         *pu32BaseSize = (MS_PHY)HAL_MMIO_FLASH_SIZE0;
312*53ee8cc1Swenshuai.xi         break;
313*53ee8cc1Swenshuai.xi     case DRV_MMIO_FRC_BANK:
314*53ee8cc1Swenshuai.xi         *virtBaseAddr = (MS_PHY)HAL_MMIO_FRC_BASE;
315*53ee8cc1Swenshuai.xi         *pu32BaseSize = (MS_PHY)HAL_MMIO_FRC_SIZE;
316*53ee8cc1Swenshuai.xi         break;
317*53ee8cc1Swenshuai.xi     default:
318*53ee8cc1Swenshuai.xi //        MS_ASSERT(0);
319*53ee8cc1Swenshuai.xi         bRet = FALSE;
320*53ee8cc1Swenshuai.xi         break;
321*53ee8cc1Swenshuai.xi     }
322*53ee8cc1Swenshuai.xi 
323*53ee8cc1Swenshuai.xi     return bRet;
324*53ee8cc1Swenshuai.xi }
325*53ee8cc1Swenshuai.xi 
326*53ee8cc1Swenshuai.xi 
327*53ee8cc1Swenshuai.xi // @NOTE: Only run after MMIO_Init
HAL_MMIO_GetIPBase(MS_VIRT * virtBaseAddr,MS_U16 u16BankType)328*53ee8cc1Swenshuai.xi MS_BOOL HAL_MMIO_GetIPBase(MS_VIRT *virtBaseAddr, MS_U16 u16BankType)
329*53ee8cc1Swenshuai.xi {
330*53ee8cc1Swenshuai.xi     *virtBaseAddr = 0;
331*53ee8cc1Swenshuai.xi 
332*53ee8cc1Swenshuai.xi     // if MMIO_Init is not yet initialized.
333*53ee8cc1Swenshuai.xi     if ( (_u32PM_Bank_SIZE == 0x0) || (_u32NonPM_Bank_SIZE == 0x0) || (_u32FRC_Bank_SIZE == 0x0) ) //frcr2_integration###
334*53ee8cc1Swenshuai.xi     {
335*53ee8cc1Swenshuai.xi         return FALSE;
336*53ee8cc1Swenshuai.xi     }
337*53ee8cc1Swenshuai.xi 
338*53ee8cc1Swenshuai.xi     switch (u16BankType)
339*53ee8cc1Swenshuai.xi     {
340*53ee8cc1Swenshuai.xi     case DRV_MMIO_SC_BANK:
341*53ee8cc1Swenshuai.xi         *virtBaseAddr =_virtNonPM_Bank  + 0x00005200; // 0xBF220C00, 0xBF220C80
342*53ee8cc1Swenshuai.xi         break;
343*53ee8cc1Swenshuai.xi     default:
344*53ee8cc1Swenshuai.xi         return FALSE;
345*53ee8cc1Swenshuai.xi     }
346*53ee8cc1Swenshuai.xi 
347*53ee8cc1Swenshuai.xi     return TRUE;
348*53ee8cc1Swenshuai.xi }
349*53ee8cc1Swenshuai.xi 
350*53ee8cc1Swenshuai.xi #if defined(__aarch64__) || defined(__arm__)
351*53ee8cc1Swenshuai.xi #ifndef MSOS_TYPE_LINUX
_chip_flush_miu_pipe(void)352*53ee8cc1Swenshuai.xi static void _chip_flush_miu_pipe(void)
353*53ee8cc1Swenshuai.xi {
354*53ee8cc1Swenshuai.xi     unsigned int    dwReadData = 0;
355*53ee8cc1Swenshuai.xi 
356*53ee8cc1Swenshuai.xi 
357*53ee8cc1Swenshuai.xi      //toggle the flush miu pipe fire bit
358*53ee8cc1Swenshuai.xi     *(volatile unsigned int *)(HAL_MMIO_PM_BASE + (0x10188A << 1)) &= ~(0x0001);
359*53ee8cc1Swenshuai.xi     *(volatile unsigned int *)(HAL_MMIO_PM_BASE + (0x10188A << 1)) |= 0x0001;
360*53ee8cc1Swenshuai.xi 
361*53ee8cc1Swenshuai.xi     do
362*53ee8cc1Swenshuai.xi     {
363*53ee8cc1Swenshuai.xi         dwReadData = *(volatile unsigned int *)(HAL_MMIO_PM_BASE+ (0x1018A0 << 1));
364*53ee8cc1Swenshuai.xi         dwReadData &= BIT(12);  //Check Status of Flush Pipe Finish
365*53ee8cc1Swenshuai.xi 
366*53ee8cc1Swenshuai.xi     } while(dwReadData == 0);
367*53ee8cc1Swenshuai.xi }
368*53ee8cc1Swenshuai.xi #endif
369*53ee8cc1Swenshuai.xi #endif
370*53ee8cc1Swenshuai.xi 
HAL_MMIO_FlushMemory(void)371*53ee8cc1Swenshuai.xi void HAL_MMIO_FlushMemory(void)
372*53ee8cc1Swenshuai.xi {
373*53ee8cc1Swenshuai.xi #if defined(__aarch64__) || defined(__arm__)
374*53ee8cc1Swenshuai.xi #ifndef MSOS_TYPE_LINUX
375*53ee8cc1Swenshuai.xi     _chip_flush_miu_pipe();
376*53ee8cc1Swenshuai.xi #endif
377*53ee8cc1Swenshuai.xi #endif
378*53ee8cc1Swenshuai.xi }
379*53ee8cc1Swenshuai.xi 
HAL_MMIO_ReadMemory(void)380*53ee8cc1Swenshuai.xi void HAL_MMIO_ReadMemory(void)
381*53ee8cc1Swenshuai.xi {
382*53ee8cc1Swenshuai.xi #if defined(__aarch64__) || defined(__arm__)
383*53ee8cc1Swenshuai.xi #ifndef MSOS_TYPE_LINUX
384*53ee8cc1Swenshuai.xi     _chip_flush_miu_pipe();
385*53ee8cc1Swenshuai.xi #endif
386*53ee8cc1Swenshuai.xi #endif
387*53ee8cc1Swenshuai.xi }
388*53ee8cc1Swenshuai.xi 
389*53ee8cc1Swenshuai.xi 
390