xref: /utopia/UTPA2-700.0.x/modules/mfe/hal/manhattan/mfe/Aeon/mhal_mfe.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2007-2008 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // (��MStar Confidential Information��) by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi /// @file drvMFE.h
94*53ee8cc1Swenshuai.xi /// @brief MFE driver
95*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
96*53ee8cc1Swenshuai.xi ///
97*53ee8cc1Swenshuai.xi /// MFE is the Mpeg4 ASP encoder, used for PVR function.
98*53ee8cc1Swenshuai.xi ///
99*53ee8cc1Swenshuai.xi /// Features:
100*53ee8cc1Swenshuai.xi /// - Mpeg 4 ASP ( part 2 ) encoder.
101*53ee8cc1Swenshuai.xi ///
102*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
103*53ee8cc1Swenshuai.xi 
104*53ee8cc1Swenshuai.xi #ifndef _MHAL_MFE_H_
105*53ee8cc1Swenshuai.xi #define _MHAL_MFE_H_
106*53ee8cc1Swenshuai.xi 
107*53ee8cc1Swenshuai.xi #ifndef _KERNEL_MODE_
108*53ee8cc1Swenshuai.xi #include <stdio.h>
109*53ee8cc1Swenshuai.xi #endif
110*53ee8cc1Swenshuai.xi 
111*53ee8cc1Swenshuai.xi #include "MFE_chip.h"
112*53ee8cc1Swenshuai.xi 
113*53ee8cc1Swenshuai.xi #ifdef _AEON_PLATFORM_
114*53ee8cc1Swenshuai.xi #if defined(_MFE_T8_)
115*53ee8cc1Swenshuai.xi #include "DataType.h"
116*53ee8cc1Swenshuai.xi #else
117*53ee8cc1Swenshuai.xi #include "MsTypes.h"
118*53ee8cc1Swenshuai.xi #endif
119*53ee8cc1Swenshuai.xi #endif
120*53ee8cc1Swenshuai.xi 
121*53ee8cc1Swenshuai.xi #if defined(_MIPS_PLATFORM_)
122*53ee8cc1Swenshuai.xi #if defined(_MFE_BIG2_)
123*53ee8cc1Swenshuai.xi #include <sys/bsdtypes.h>
124*53ee8cc1Swenshuai.xi #include "shellcfg.h"   //for diag_printf
125*53ee8cc1Swenshuai.xi #elif defined(_KERNEL_MODE_)&&defined(_MFE_T8_)
126*53ee8cc1Swenshuai.xi #include "mdrv_types.h"
127*53ee8cc1Swenshuai.xi #else
128*53ee8cc1Swenshuai.xi //#include "mdrv_types.h"
129*53ee8cc1Swenshuai.xi #include "MsTypes.h"
130*53ee8cc1Swenshuai.xi #endif
131*53ee8cc1Swenshuai.xi #endif
132*53ee8cc1Swenshuai.xi 
133*53ee8cc1Swenshuai.xi #include "mfe_type.h"
134*53ee8cc1Swenshuai.xi #include "mfe_common.h"
135*53ee8cc1Swenshuai.xi 
136*53ee8cc1Swenshuai.xi #ifdef _MFE_BIG2_
137*53ee8cc1Swenshuai.xi #define MIU_SHIFT     2//3
138*53ee8cc1Swenshuai.xi #define MIU_SIZE     4//8
139*53ee8cc1Swenshuai.xi #else
140*53ee8cc1Swenshuai.xi #define MIU_SHIFT     3
141*53ee8cc1Swenshuai.xi #define MIU_SIZE     8
142*53ee8cc1Swenshuai.xi #endif
143*53ee8cc1Swenshuai.xi 
144*53ee8cc1Swenshuai.xi 
145*53ee8cc1Swenshuai.xi typedef struct {
146*53ee8cc1Swenshuai.xi     unsigned long   start_addr;
147*53ee8cc1Swenshuai.xi     unsigned long   end_addr;
148*53ee8cc1Swenshuai.xi     long            used_size;	// 0 means not used
149*53ee8cc1Swenshuai.xi } OutBitSBUF;
150*53ee8cc1Swenshuai.xi 
151*53ee8cc1Swenshuai.xi #if !(defined(_KERNEL_MODE_)&&defined(_MIPS_PLATFORM_)&&defined(_MFE_T8_))
152*53ee8cc1Swenshuai.xi #ifdef _NO_FILESYSTEM_ //defined(_AEON_PLATFORM_)
153*53ee8cc1Swenshuai.xi extern int fp_script;
154*53ee8cc1Swenshuai.xi #else
155*53ee8cc1Swenshuai.xi extern FILE *fp_script;
156*53ee8cc1Swenshuai.xi #endif
157*53ee8cc1Swenshuai.xi #endif
158*53ee8cc1Swenshuai.xi #ifdef _WIN32//_BCB_PLATFORM_
159*53ee8cc1Swenshuai.xi #define MFE_SCRIPT_OUT 1
160*53ee8cc1Swenshuai.xi //#define _IPB_FRAMEQP_
161*53ee8cc1Swenshuai.xi #elif defined(_TRACE32_CMM_)
162*53ee8cc1Swenshuai.xi #define MFE_SCRIPT_OUT 0
163*53ee8cc1Swenshuai.xi #else
164*53ee8cc1Swenshuai.xi #define MFE_SCRIPT_OUT 0
165*53ee8cc1Swenshuai.xi #endif
166*53ee8cc1Swenshuai.xi #if (MFE_SCRIPT_OUT == 1)
167*53ee8cc1Swenshuai.xi     #define MFE_SCRIPT(x)	(x)
168*53ee8cc1Swenshuai.xi #else
169*53ee8cc1Swenshuai.xi     #define MFE_SCRIPT(x)  {}
170*53ee8cc1Swenshuai.xi #endif
171*53ee8cc1Swenshuai.xi 
172*53ee8cc1Swenshuai.xi #if defined(_AEON_PLATFORM_) && defined(_MFE_T8_)
173*53ee8cc1Swenshuai.xi 	extern U32 RIU_BASE;// = 0xA0000000;
174*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0x111000
175*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		(*(volatile U16 *) ( RIU_BASE + (REG_BANK_MFE + reg*2)*2) )
176*53ee8cc1Swenshuai.xi #elif defined(_AEON_PLATFORM_)
177*53ee8cc1Swenshuai.xi 	extern U32 RIU_BASE;// = 0xA0000000;
178*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0x1200
179*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		(*(volatile U16 *) ( RIU_BASE + (REG_BANK_MFE + reg)*4) )
180*53ee8cc1Swenshuai.xi //extern U8 FSwrite_ready;
181*53ee8cc1Swenshuai.xi #elif defined(_MFE_BIG2_) && defined(_MIPS_PLATFORM_)
182*53ee8cc1Swenshuai.xi 	extern U32 RIU_BASE;// = 0xBF834000;
183*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0
184*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)        (*(volatile U16 *) ( RIU_BASE + REG_BANK_MFE + (reg)*4) )
185*53ee8cc1Swenshuai.xi #elif defined(_MFE_T8_) && defined(_MIPS_PLATFORM_)&&defined(_KERNEL_MODE_)
186*53ee8cc1Swenshuai.xi 	extern MFE_U32 RIU_BASE;// = 0xBF200000; //CH4
187*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0x8800
188*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		(*(volatile MFE_U16 *) ( RIU_BASE + (REG_BANK_MFE + reg) * 4 ) )
189*53ee8cc1Swenshuai.xi #elif defined(_MFE_T8_) && defined(_MIPS_PLATFORM_)
190*53ee8cc1Swenshuai.xi 	#define T8_RIU_BASE u32MFERegOSBase // = 0xBF200000; //CH4
191*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0x8800
192*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		(*(volatile MFE_U16 *) ( T8_RIU_BASE + (REG_BANK_MFE + reg) * 4 ) )
193*53ee8cc1Swenshuai.xi #elif defined(_HIF_) && defined(_MFE_BIG2_)
194*53ee8cc1Swenshuai.xi 	extern U32 RIU_BASE;// = 0xA0000000;
195*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0xd000
196*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)        FPGA_RIURead16(REG_BANK_MFE+reg, &val_64)
197*53ee8cc1Swenshuai.xi #elif defined(_FPGA_)
198*53ee8cc1Swenshuai.xi 	extern U32 RIU_BASE;// = 0xA0000000;
199*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0xa80
200*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)        FPGA_RIURead16(REG_BANK_MFE+reg, &val_64)
201*53ee8cc1Swenshuai.xi #else //if defined(_WIN32)//defined(_BCB_PLATFORM_)
202*53ee8cc1Swenshuai.xi 	extern unsigned short REG_BANK_MFE[0x100];
203*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		REG_BANK_MFE[reg]
204*53ee8cc1Swenshuai.xi #endif
205*53ee8cc1Swenshuai.xi 
206*53ee8cc1Swenshuai.xi #if defined(_MFE_T8_) && defined(_MIPS_PLATFORM_)&& !defined(_KERNEL_MODE_)
207*53ee8cc1Swenshuai.xi void MHAL_MFE_InitRegBase(MFE_U32 u32RegBase);
208*53ee8cc1Swenshuai.xi #endif
209*53ee8cc1Swenshuai.xi void MHal_MFE_PowerOff(MFE_U32 is_off,MFE_U32 clock_level);
210*53ee8cc1Swenshuai.xi MFE_U32 MHal_MFE_GetBitstreamEncodedLen(void);
211*53ee8cc1Swenshuai.xi void MHal_MFE_set_outbitsbuf(OutBitSBUF *bitsbuf);
212*53ee8cc1Swenshuai.xi void MHal_MFE_SetIrqMask(MFE_U16 mask);
213*53ee8cc1Swenshuai.xi #ifdef _MFE_T8_
214*53ee8cc1Swenshuai.xi void MHal_MFE_Enable_MIU_Protection(int MIU_TEST_MODE,MFE_CONFIG* pConfig);
215*53ee8cc1Swenshuai.xi void MHal_MFE_Enable_MIU_Protection_Check(int MIU_TEST_MODE,int TYPE);
216*53ee8cc1Swenshuai.xi #endif
217*53ee8cc1Swenshuai.xi 
218*53ee8cc1Swenshuai.xi void MHal_MFE_ClearIRQ(MFE_U16 irq_bits);
219*53ee8cc1Swenshuai.xi void MHal_MFE_GetIRQ(MFE_U16 *irq_bits);
220*53ee8cc1Swenshuai.xi void MHal_MFE_SWReset(void);
221*53ee8cc1Swenshuai.xi void MHal_MFE_start(void);
222*53ee8cc1Swenshuai.xi void MHal_MFE_SetCLKCTL(void);
223*53ee8cc1Swenshuai.xi void MHal_MFE_ResetReg(void);
224*53ee8cc1Swenshuai.xi void MHal_MFE_GetCRC(MFE_U8 checksum_HW[8]);
225*53ee8cc1Swenshuai.xi #endif//_MHAL_MFE_H_
226