xref: /utopia/UTPA2-700.0.x/modules/mfe/hal/maldives/mfe_ex/mhal_mfe.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2007-2008 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // (��MStar Confidential Information��) by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi #ifndef _MHAL_MFE_H_
96*53ee8cc1Swenshuai.xi #define _MHAL_MFE_H_
97*53ee8cc1Swenshuai.xi 
98*53ee8cc1Swenshuai.xi #if defined(_MFE_UTOPIA_)
99*53ee8cc1Swenshuai.xi #include <stdio.h>
100*53ee8cc1Swenshuai.xi #endif
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #include "MFE_chip.h"
103*53ee8cc1Swenshuai.xi #include "drv_mfe_st.h"
104*53ee8cc1Swenshuai.xi #if defined(_MIPS_PLATFORM_)
105*53ee8cc1Swenshuai.xi #if defined(_MFE_BIG2_)
106*53ee8cc1Swenshuai.xi #include <sys/bsdtypes.h>
107*53ee8cc1Swenshuai.xi #include "shellcfg.h"   //for diag_printf
108*53ee8cc1Swenshuai.xi #elif defined(_KERNEL_MODE_)&&defined(_MFE_T8_)
109*53ee8cc1Swenshuai.xi #include "mdrv_types.h"
110*53ee8cc1Swenshuai.xi #elif defined(__MOBILE_CASE__)
111*53ee8cc1Swenshuai.xi #include "msutil/MsTypes.h"
112*53ee8cc1Swenshuai.xi #else
113*53ee8cc1Swenshuai.xi #include "MsTypes.h"
114*53ee8cc1Swenshuai.xi #endif
115*53ee8cc1Swenshuai.xi #endif
116*53ee8cc1Swenshuai.xi 
117*53ee8cc1Swenshuai.xi #include "mfe_type.h"
118*53ee8cc1Swenshuai.xi #include "mfe_common.h"
119*53ee8cc1Swenshuai.xi 
120*53ee8cc1Swenshuai.xi #ifdef _MFE_BIG2_
121*53ee8cc1Swenshuai.xi #define MIU_SHIFT     2//3
122*53ee8cc1Swenshuai.xi #define MIU_SIZE     4//8
123*53ee8cc1Swenshuai.xi #else
124*53ee8cc1Swenshuai.xi #define MIU_SHIFT     3
125*53ee8cc1Swenshuai.xi #define MIU_SIZE     8
126*53ee8cc1Swenshuai.xi #endif
127*53ee8cc1Swenshuai.xi 
128*53ee8cc1Swenshuai.xi #if defined(_AEON_PLATFORM_) && defined(_MFE_T8_)
129*53ee8cc1Swenshuai.xi 	extern U32 RIU_BASE;// = 0xA0000000;
130*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0x111000
131*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		(*(volatile U16 *) ( RIU_BASE + (REG_BANK_MFE + reg*2)*2) )
132*53ee8cc1Swenshuai.xi #elif defined(__MFE_G2__)
133*53ee8cc1Swenshuai.xi 	#define T8_RIU_BASE u32MFERegOSBase // = 0x25000000; G2 RIU base.
134*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE  0x400
135*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg) (*(volatile MFE_U32 *) (void*)( T8_RIU_BASE + (reg)*4 ) )
136*53ee8cc1Swenshuai.xi #elif defined(_AEON_PLATFORM_)
137*53ee8cc1Swenshuai.xi 	extern U32 RIU_BASE;// = 0xA0000000;
138*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0x1200
139*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		(*(volatile U16 *) ( RIU_BASE + (REG_BANK_MFE + reg)*4) )
140*53ee8cc1Swenshuai.xi //extern U8 FSwrite_ready;
141*53ee8cc1Swenshuai.xi #elif defined(_MFE_BIG2_) && defined(_MIPS_PLATFORM_)
142*53ee8cc1Swenshuai.xi 	extern U32 RIU_BASE;// = 0xBF834000;
143*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0
144*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)        (*(volatile U16 *) ( RIU_BASE + REG_BANK_MFE + (reg)*4) )
145*53ee8cc1Swenshuai.xi #elif defined(_MFE_T8_) && defined(_MIPS_PLATFORM_)&&defined(_KERNEL_MODE_)
146*53ee8cc1Swenshuai.xi 	extern MFE_U32 RIU_BASE;// = 0xBF200000; //CH4
147*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0x8800
148*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		(*(volatile MFE_U16 *) ( RIU_BASE + (REG_BANK_MFE + reg) * 4 ) )
149*53ee8cc1Swenshuai.xi #elif defined(_MFE_T8_) && defined(_MIPS_PLATFORM_)&& defined(_MFE_UTOPIA_)
150*53ee8cc1Swenshuai.xi 	#define T8_RIU_BASE u32MFERegOSBase // = 0xBF200000; //CH4
151*53ee8cc1Swenshuai.xi #ifdef _MFE_KAISER_
152*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE    0x11380
153*53ee8cc1Swenshuai.xi #else
154*53ee8cc1Swenshuai.xi     #define REG_BANK_MFE    0x8800
155*53ee8cc1Swenshuai.xi #endif
156*53ee8cc1Swenshuai.xi 	#define __MFE_REG(reg)		(*(volatile MFE_U16 *) ( T8_RIU_BASE + (REG_BANK_MFE + reg) * 4 ) )
157*53ee8cc1Swenshuai.xi     #define REG_BANK_MFE1    0x8880
158*53ee8cc1Swenshuai.xi     #define __MFE_REG1(reg)		(*(volatile MFE_U16 *) ( T8_RIU_BASE + (REG_BANK_MFE1 + reg) * 4 ) )
159*53ee8cc1Swenshuai.xi #else //if defined(_WIN32)//defined(_BCB_PLATFORM_)
160*53ee8cc1Swenshuai.xi     #define T8_RIU_BASE 0x0a80 // = 0xBF200000; //CH4
161*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE 0x0a80 //Local FPGA
162*53ee8cc1Swenshuai.xi 	#define REG_BANK_MFE1 0x0b80 //Local FPGA
163*53ee8cc1Swenshuai.xi     //#define T8_RIU_BASE 0x0b80 // = 0xBF200000; //CH4
164*53ee8cc1Swenshuai.xi 	//#define REG_BANK_MFE 0x0b80 //Local FPGA
165*53ee8cc1Swenshuai.xi 	//#define REG_BANK_MFE1 0x01080 //Local FPGA
166*53ee8cc1Swenshuai.xi #endif
167*53ee8cc1Swenshuai.xi 
168*53ee8cc1Swenshuai.xi MS_BOOL MHal_MFE_GetHWCap(MS_U16 *width, MS_U16 *height);
169*53ee8cc1Swenshuai.xi 
170*53ee8cc1Swenshuai.xi #if (defined(_MFE_T8_)||defined(_MFE_M1_)) && defined(_MIPS_PLATFORM_)&& !defined(_KERNEL_MODE_)
171*53ee8cc1Swenshuai.xi void MHAL_MFE_InitRegBase(MFE_U32 u32RegBase);
172*53ee8cc1Swenshuai.xi void MHAL_MFE_CreateRegMap(MFE_REG* mfe_reg, MFE_REG1* mfe_reg1);
173*53ee8cc1Swenshuai.xi void MHAL_MFE_DelRegMap(MFE_REG* mfe_reg, MFE_REG1* mfe_reg1);
174*53ee8cc1Swenshuai.xi #endif
175*53ee8cc1Swenshuai.xi void MHal_MFE_PowerOff(MFE_U32 is_off,MFE_CLK_LEVEL clock_level);
176*53ee8cc1Swenshuai.xi MFE_U32 MHal_MFE_GetBitstreamEncodedLen(void);
177*53ee8cc1Swenshuai.xi void MHal_MFE_set_outbitsbuf(MFE_REG* mfe_reg, OutBitSBUF *bitsbuf,int outbufsize);
178*53ee8cc1Swenshuai.xi void MHal_MFE_SetIrqMask(MFE_U16 mask);
179*53ee8cc1Swenshuai.xi 
180*53ee8cc1Swenshuai.xi #ifdef MFE_MIU_PROTECT
181*53ee8cc1Swenshuai.xi void MHal_MFE_Enable_MIU_Protection(int MIU_TEST_MODE,MFE_CONFIG* pConfig);
182*53ee8cc1Swenshuai.xi void MHal_MFE_Enable_MIU_Protection_Check(int MIU_TEST_MODE,int TYPE);
183*53ee8cc1Swenshuai.xi #endif
184*53ee8cc1Swenshuai.xi MFE_U32 MHal_MFE_CycleReport(void);
185*53ee8cc1Swenshuai.xi void MHal_MFE_ClearIRQ(MFE_U16 irq_bits);
186*53ee8cc1Swenshuai.xi void MHal_MFE_GetIRQ(MFE_U16 *irq_bits);
187*53ee8cc1Swenshuai.xi void MHal_MFE_SWReset(MFE_REG* mfe_reg);
188*53ee8cc1Swenshuai.xi void MHal_MFE_start(void);
189*53ee8cc1Swenshuai.xi void MHal_MFE_SetCLKCTL(MFE_REG* mfe_reg);
190*53ee8cc1Swenshuai.xi void MHal_MFE_ResetReg(MFE_REG* mfe_reg);
191*53ee8cc1Swenshuai.xi void MHal_MFE_GetCRC(MFE_U8 checksum_HW[8]);
192*53ee8cc1Swenshuai.xi #endif//_MHAL_MFE_H_
193*53ee8cc1Swenshuai.xi 
194