1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi // Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi // No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi // modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi // supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi // Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi // Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi // obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi // such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi // MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi // confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi // third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi // kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi // without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi // intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi // and in conformity with any international standard. You agree to waive any
38*53ee8cc1Swenshuai.xi // claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi // incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi // In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi // consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi // revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi // You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi // even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi // request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi // parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi // services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi // MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi // ("Services").
52*53ee8cc1Swenshuai.xi // You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi // writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi // disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi // or otherwise:
58*53ee8cc1Swenshuai.xi // (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi // mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi // (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi // including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi // of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi // (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi // of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi // Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi // settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi // Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi // Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi // with the said Rules.
72*53ee8cc1Swenshuai.xi // The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi // be English.
74*53ee8cc1Swenshuai.xi // The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi /******************************************************************************
79*53ee8cc1Swenshuai.xi Copyright (c) 2005 MStar Semiconductor, Inc.
80*53ee8cc1Swenshuai.xi All rights reserved.
81*53ee8cc1Swenshuai.xi
82*53ee8cc1Swenshuai.xi [Module Name]: MsMcu.c
83*53ee8cc1Swenshuai.xi [Date]: 17-Aug-2005
84*53ee8cc1Swenshuai.xi [Comment]:
85*53ee8cc1Swenshuai.xi Mcu control subroutines.
86*53ee8cc1Swenshuai.xi [Reversion History]:
87*53ee8cc1Swenshuai.xi *******************************************************************************/
88*53ee8cc1Swenshuai.xi #define _MSMCU_C_
89*53ee8cc1Swenshuai.xi
90*53ee8cc1Swenshuai.xi #include "mdrv_mfc_platform.h"
91*53ee8cc1Swenshuai.xi #include "mdrv_mfc.h"
92*53ee8cc1Swenshuai.xi #include "mdrv_mfc_mcu.h"
93*53ee8cc1Swenshuai.xi #include "mdrv_mfc_fb.h"
94*53ee8cc1Swenshuai.xi
95*53ee8cc1Swenshuai.xi
96*53ee8cc1Swenshuai.xi #if(CODESIZE_SEL == CODESIZE_ALL)
97*53ee8cc1Swenshuai.xi #if (WATCH_DOG_TIMER)
MDrv_MFC_McuWatchDogInit(U8 u8Sec)98*53ee8cc1Swenshuai.xi void MDrv_MFC_McuWatchDogInit(U8 u8Sec)
99*53ee8cc1Swenshuai.xi {
100*53ee8cc1Swenshuai.xi U16 u16Value;
101*53ee8cc1Swenshuai.xi
102*53ee8cc1Swenshuai.xi u16Value = 65536-(MCU_XTAL_CLK_HZ/65536)*u8Sec;
103*53ee8cc1Swenshuai.xi MDrv_MFC_Write2Bytes(0x3C62, u16Value);
104*53ee8cc1Swenshuai.xi }
105*53ee8cc1Swenshuai.xi
MDrv_MFC_McuWatchDogClear(void)106*53ee8cc1Swenshuai.xi void MDrv_MFC_McuWatchDogClear(void)
107*53ee8cc1Swenshuai.xi {
108*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x3C66, 1, _BIT1); // XD_MCU1[0xC0] = 0;
109*53ee8cc1Swenshuai.xi }
110*53ee8cc1Swenshuai.xi #endif
111*53ee8cc1Swenshuai.xi
MDrv_MFC_McuWatchDogCtrl(BOOL bEnable)112*53ee8cc1Swenshuai.xi void MDrv_MFC_McuWatchDogCtrl(BOOL bEnable)
113*53ee8cc1Swenshuai.xi {
114*53ee8cc1Swenshuai.xi if (bEnable)
115*53ee8cc1Swenshuai.xi {
116*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C60, 0xaa);
117*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C61, 0x55);
118*53ee8cc1Swenshuai.xi }
119*53ee8cc1Swenshuai.xi else // disable watch dog
120*53ee8cc1Swenshuai.xi {
121*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C60, 0x55);
122*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C61, 0xaa);
123*53ee8cc1Swenshuai.xi }
124*53ee8cc1Swenshuai.xi }
125*53ee8cc1Swenshuai.xi
MDrv_MFC_McuICacheCtrl(BOOL bEnable)126*53ee8cc1Swenshuai.xi void MDrv_MFC_McuICacheCtrl(BOOL bEnable)
127*53ee8cc1Swenshuai.xi {
128*53ee8cc1Swenshuai.xi if (bEnable)
129*53ee8cc1Swenshuai.xi {
130*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x1018, 1, _BIT3);
131*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2BA0, 0, _BIT0);
132*53ee8cc1Swenshuai.xi }
133*53ee8cc1Swenshuai.xi else
134*53ee8cc1Swenshuai.xi {
135*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x1018, 0, _BIT3);
136*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2BA0, 1, _BIT0);
137*53ee8cc1Swenshuai.xi }
138*53ee8cc1Swenshuai.xi }
139*53ee8cc1Swenshuai.xi
140*53ee8cc1Swenshuai.xi #if (ISR_EXT_TIMER0_INT)
MDrv_MFC_McuExtTimer0_Init(void)141*53ee8cc1Swenshuai.xi void MDrv_MFC_McuExtTimer0_Init(void)
142*53ee8cc1Swenshuai.xi {
143*53ee8cc1Swenshuai.xi // 1Hz interrupt
144*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C80, (U8)MCU_XTAL_CLK_HZ);
145*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C81, (U8)MCU_XTAL_CLK_HZ>>8);
146*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C82, (U8)MCU_XTAL_CLK_HZ>>16);
147*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C83, (U8)MCU_XTAL_CLK_HZ>>24);
148*53ee8cc1Swenshuai.xi
149*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3C89, 0x03);
150*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByteMask(0x2B00, 0, _BIT0); // int mask 0.0 ex_timer0
151*53ee8cc1Swenshuai.xi }
152*53ee8cc1Swenshuai.xi
153*53ee8cc1Swenshuai.xi #endif
154*53ee8cc1Swenshuai.xi
155*53ee8cc1Swenshuai.xi #if (ISR_EXT_TIMER1_INT)
MDrv_MFC_McuExtTimer1_Init(void)156*53ee8cc1Swenshuai.xi void MDrv_MFC_McuExtTimer1_Init(void)
157*53ee8cc1Swenshuai.xi {
158*53ee8cc1Swenshuai.xi // 1KHz interrupt
159*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3CA0, (U8)MCU_XTAL_CLK_KHZ);
160*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3CA1, (U8)MCU_XTAL_CLK_KHZ>>8);
161*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3CA2, (U8)MCU_XTAL_CLK_KHZ>>16);
162*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3CA3, (U8)MCU_XTAL_CLK_KHZ>>24);
163*53ee8cc1Swenshuai.xi
164*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x3CA9, 0x03);
165*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByteMask(0x2B00, 0, _BIT1); // int mask 0.1 ex_timer1
166*53ee8cc1Swenshuai.xi }
167*53ee8cc1Swenshuai.xi #endif
168*53ee8cc1Swenshuai.xi
MDrv_MFC_McuUsePLL(BOOL bEnable)169*53ee8cc1Swenshuai.xi void MDrv_MFC_McuUsePLL(BOOL bEnable)
170*53ee8cc1Swenshuai.xi {
171*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x1E06, bEnable, _BIT5); // [0]
172*53ee8cc1Swenshuai.xi }
173*53ee8cc1Swenshuai.xi
174*53ee8cc1Swenshuai.xi
MDrv_MFC_SetMcuSpeed(U8 u8Speed)175*53ee8cc1Swenshuai.xi void MDrv_MFC_SetMcuSpeed(U8 u8Speed)
176*53ee8cc1Swenshuai.xi {
177*53ee8cc1Swenshuai.xi BOOL bPLLEnable;
178*53ee8cc1Swenshuai.xi
179*53ee8cc1Swenshuai.xi if(u8Speed>4)
180*53ee8cc1Swenshuai.xi bPLLEnable = 0;
181*53ee8cc1Swenshuai.xi else
182*53ee8cc1Swenshuai.xi bPLLEnable = 1;
183*53ee8cc1Swenshuai.xi
184*53ee8cc1Swenshuai.xi MDrv_MFC_McuUsePLL(_DISABLE); // MCU use Crystal clock
185*53ee8cc1Swenshuai.xi if(bPLLEnable)
186*53ee8cc1Swenshuai.xi {
187*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByteMask(0x1E06, u8Speed<<2, (_BIT4|_BIT3|_BIT2));
188*53ee8cc1Swenshuai.xi MDrv_MFC_McuUsePLL(_ENABLE); // MCU use PLL clock
189*53ee8cc1Swenshuai.xi }
190*53ee8cc1Swenshuai.xi else
191*53ee8cc1Swenshuai.xi {
192*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByteMask(0x1E06, (_BIT4|_BIT3|_BIT2), (_BIT4|_BIT3|_BIT2));
193*53ee8cc1Swenshuai.xi }
194*53ee8cc1Swenshuai.xi
195*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByteMask(0x2c48, u8Speed, 0x0f);
196*53ee8cc1Swenshuai.xi }
197*53ee8cc1Swenshuai.xi
MDrv_MFC_SetInterrupt(BOOL bCtrl)198*53ee8cc1Swenshuai.xi void MDrv_MFC_SetInterrupt(BOOL bCtrl)
199*53ee8cc1Swenshuai.xi {
200*53ee8cc1Swenshuai.xi if (bCtrl) //Enable
201*53ee8cc1Swenshuai.xi {
202*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2401, 0, _BIT0); // Vsync change irq
203*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2406, 0, _BIT1); // OP Vsync irq
204*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2406, 0, _BIT3); // end of DE irq
205*53ee8cc1Swenshuai.xi }
206*53ee8cc1Swenshuai.xi else
207*53ee8cc1Swenshuai.xi {
208*53ee8cc1Swenshuai.xi //MDrv_MFC_WriteByte(0x2400, 0xFF); //mask int0.0~7
209*53ee8cc1Swenshuai.xi //MDrv_MFC_WriteByte(0x2401, 0xFF); // int0.8~15
210*53ee8cc1Swenshuai.xi //MDrv_MFC_WriteByte(0x2406, 0xFF); //mask int1.0~7
211*53ee8cc1Swenshuai.xi //MDrv_MFC_WriteByte(0x2407, 0xFF); // int1.8~15
212*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2401, 1, _BIT0); // Vsync change irq
213*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2406, 1, _BIT1); // OP Vsync irq
214*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2406, 1, _BIT3); // end of DE irq
215*53ee8cc1Swenshuai.xi }
216*53ee8cc1Swenshuai.xi
217*53ee8cc1Swenshuai.xi }
218*53ee8cc1Swenshuai.xi
219*53ee8cc1Swenshuai.xi /////////////////////////////////////////////////////////////////////////
MDrv_MFC_McuInitialize(void)220*53ee8cc1Swenshuai.xi void MDrv_MFC_McuInitialize(void)
221*53ee8cc1Swenshuai.xi {
222*53ee8cc1Swenshuai.xi MDrv_MFC_McuUsePLL(0);
223*53ee8cc1Swenshuai.xi //Reset MPLL
224*53ee8cc1Swenshuai.xi //Read the register to know is URSA version and save it to dummy bank
225*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte( 0x1E24, ((MDrv_MFC_ReadByte(0x1203)&0xC0)?0x02:0x01));
226*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x1E80, 1, _BIT7); // MPLL power down
227*53ee8cc1Swenshuai.xi //msWriteBit(0x1E81, 1, _BIT0); // MPLL power on reset
228*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByteMask(0x1E81, _BIT0|_BIT1, _BIT0|_BIT1); // MPLL power on reset
229*53ee8cc1Swenshuai.xi #if(CODEBASE_SEL == CODEBASE_51)
230*53ee8cc1Swenshuai.xi MDrv_MFC_Write2Bytes(0x1E86, 0x0902); // Loop divider setting
231*53ee8cc1Swenshuai.xi #else
232*53ee8cc1Swenshuai.xi MDrv_MFC_Write2Bytes(0x1E86, 0x0901);
233*53ee8cc1Swenshuai.xi #endif
234*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x1E80, 0, _BIT7); // MPLL power on
235*53ee8cc1Swenshuai.xi //MDrv_MFC_WriteBit(0x1E81, 0, _BIT0); // MPLL power on reset release
236*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByteMask(0x1E81, 0, _BIT0|_BIT1); // MPLL power on reset
237*53ee8cc1Swenshuai.xi mfcSleepMsNop(5);
238*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte( 0x1E80, 0x00);
239*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte( 0x1E81, 0x00);
240*53ee8cc1Swenshuai.xi MDrv_MFC_McuICacheCtrl(_ENABLE);
241*53ee8cc1Swenshuai.xi
242*53ee8cc1Swenshuai.xi #if (WATCH_DOG_TIMER)
243*53ee8cc1Swenshuai.xi MDrv_MFC_McuWatchDogInit(WATCH_DOG_TIMER);
244*53ee8cc1Swenshuai.xi MDrv_MFC_McuWatchDogCtrl(_ENABLE);
245*53ee8cc1Swenshuai.xi MDrv_MFC_McuWatchDogClear();
246*53ee8cc1Swenshuai.xi #else
247*53ee8cc1Swenshuai.xi MDrv_MFC_McuWatchDogCtrl(_DISABLE);
248*53ee8cc1Swenshuai.xi #endif
249*53ee8cc1Swenshuai.xi
250*53ee8cc1Swenshuai.xi MDrv_MFC_SetMcuSpeed(1); //3
251*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x1E03, _ENABLE, _BIT2); // RX enable
252*53ee8cc1Swenshuai.xi
253*53ee8cc1Swenshuai.xi #if (ISR_EXT_TIMER0_INT)
254*53ee8cc1Swenshuai.xi MDrv_MFC_McuExtTimer0_Init();
255*53ee8cc1Swenshuai.xi #endif
256*53ee8cc1Swenshuai.xi #if (ISR_EXT_TIMER1_INT)
257*53ee8cc1Swenshuai.xi MDrv_MFC_McuExtTimer1_Init();
258*53ee8cc1Swenshuai.xi #endif
259*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x2400, 0xFF); //mask int0.0~7
260*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x2401, 0xFF); // int0.8~15
261*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x2404, 0xFF); //clear
262*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x2405, 0xFF);
263*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x2404, 0x00); //clear
264*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x2405, 0x00);
265*53ee8cc1Swenshuai.xi
266*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x2406, 0xFF); //mask int1.0~7
267*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x2407, 0xFF); // int1.8~15
268*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x240A, 0xFF); //clear
269*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x240B, 0xFF);
270*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x240A, 0x00); //clear
271*53ee8cc1Swenshuai.xi MDrv_MFC_WriteByte(0x240B, 0x00);
272*53ee8cc1Swenshuai.xi
273*53ee8cc1Swenshuai.xi MDrv_MFC_WriteBit(0x2B18, 0, _BIT0); // Scaler irq
274*53ee8cc1Swenshuai.xi MDrv_MFC_SetInterrupt(_DISABLE);
275*53ee8cc1Swenshuai.xi
276*53ee8cc1Swenshuai.xi }
277*53ee8cc1Swenshuai.xi #endif
278*53ee8cc1Swenshuai.xi
279