xref: /utopia/UTPA2-700.0.x/modules/hwi2c/hal/manhattan/hwi2c/halHWI2C.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
93*53ee8cc1Swenshuai.xi 
94*53ee8cc1Swenshuai.xi #ifndef _HAL_HWI2C_H_
95*53ee8cc1Swenshuai.xi #define _HAL_HWI2C_H_
96*53ee8cc1Swenshuai.xi 
97*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
98*53ee8cc1Swenshuai.xi /// @file halHWI2C.h
99*53ee8cc1Swenshuai.xi /// @author MStar Semiconductor Inc.
100*53ee8cc1Swenshuai.xi /// @brief MIIC control functions
101*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
102*53ee8cc1Swenshuai.xi 
103*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
104*53ee8cc1Swenshuai.xi // Header Files
105*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
106*53ee8cc1Swenshuai.xi 
107*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
108*53ee8cc1Swenshuai.xi // Define & data type
109*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
110*53ee8cc1Swenshuai.xi //v: value n: shift n bits
111*53ee8cc1Swenshuai.xi //v: value n: shift n bits
112*53ee8cc1Swenshuai.xi #define _LShift(v, n)       ((v) << (n))
113*53ee8cc1Swenshuai.xi #define _RShift(v, n)       ((v) >> (n))
114*53ee8cc1Swenshuai.xi 
115*53ee8cc1Swenshuai.xi #define HIGH_BYTE(val)      (MS_U8)_RShift((val), 8)
116*53ee8cc1Swenshuai.xi #define LOW_BYTE(val)       ((MS_U8)((val) & 0xFF))
117*53ee8cc1Swenshuai.xi 
118*53ee8cc1Swenshuai.xi #define __BIT(x)    ((MS_U8)_LShift(1, x))
119*53ee8cc1Swenshuai.xi #define __BIT0       __BIT(0)
120*53ee8cc1Swenshuai.xi #define __BIT1       __BIT(1)
121*53ee8cc1Swenshuai.xi #define __BIT2       __BIT(2)
122*53ee8cc1Swenshuai.xi #define __BIT3       __BIT(3)
123*53ee8cc1Swenshuai.xi #define __BIT4       __BIT(4)
124*53ee8cc1Swenshuai.xi #define __BIT5       __BIT(5)
125*53ee8cc1Swenshuai.xi #define __BIT6       __BIT(6)
126*53ee8cc1Swenshuai.xi #define __BIT7       __BIT(7)
127*53ee8cc1Swenshuai.xi 
128*53ee8cc1Swenshuai.xi #define HWI2C_SET_RW_BIT(bRead, val) ((bRead) ? ((val) | __BIT0) : ((val) & ~__BIT0))
129*53ee8cc1Swenshuai.xi 
130*53ee8cc1Swenshuai.xi #define HAL_HWI2C_PORTS         6
131*53ee8cc1Swenshuai.xi #define HAL_HWI2C_PORT0         0
132*53ee8cc1Swenshuai.xi #define HAL_HWI2C_PORT1         1
133*53ee8cc1Swenshuai.xi #define HAL_HWI2C_PORT2         2
134*53ee8cc1Swenshuai.xi #define HAL_HWI2C_PORT3         3
135*53ee8cc1Swenshuai.xi #define HAL_HWI2C_PORT4         4
136*53ee8cc1Swenshuai.xi #define HAL_HWI2C_PORT5         5
137*53ee8cc1Swenshuai.xi 
138*53ee8cc1Swenshuai.xi 
139*53ee8cc1Swenshuai.xi 
140*53ee8cc1Swenshuai.xi typedef enum _HAL_HWI2C_STATE
141*53ee8cc1Swenshuai.xi {
142*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_STATE_IDEL = 0,
143*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_STATE_START,
144*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_STATE_WRITE,
145*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_STATE_READ,
146*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_STATE_INT,
147*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_STATE_WAIT,
148*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_STATE_STOP
149*53ee8cc1Swenshuai.xi } HAL_HWI2C_STATE;
150*53ee8cc1Swenshuai.xi 
151*53ee8cc1Swenshuai.xi 
152*53ee8cc1Swenshuai.xi typedef enum _HAL_HWI2C_PORT
153*53ee8cc1Swenshuai.xi {
154*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT0_0 = 0, //disable port 0
155*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT0_1,
156*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT0_2,
157*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT0_3,
158*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT0_4,
159*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT0_5,
160*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT0_6,
161*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT0_7,
162*53ee8cc1Swenshuai.xi 
163*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT1_0,  //disable port 1
164*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT1_1,
165*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT1_2,
166*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT1_3,
167*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT1_4,
168*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT1_5,
169*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT1_6,
170*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT1_7,
171*53ee8cc1Swenshuai.xi 
172*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT2_0,  //disable port 2
173*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT2_1,
174*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT2_2,
175*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT2_3,
176*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT2_4,
177*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT2_5,
178*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT2_6,
179*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT2_7,
180*53ee8cc1Swenshuai.xi 
181*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT3_0, //disable port 3
182*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT3_1,
183*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT3_2,
184*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT3_3,
185*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT3_4,
186*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT3_5,
187*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT3_6,
188*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT3_7,
189*53ee8cc1Swenshuai.xi 
190*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_PORT4_0, //disable port 4
191*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT4_1,
192*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT4_2,
193*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT4_3,
194*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT4_4,
195*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT4_5,
196*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT4_6,
197*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT4_7,
198*53ee8cc1Swenshuai.xi 
199*53ee8cc1Swenshuai.xi 	E_HAL_HWI2C_PORT5_0, //disable port 5
200*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT5_1,
201*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT5_2,
202*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT5_3,
203*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT5_4,
204*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT5_5,
205*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT5_6,
206*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT5_7,
207*53ee8cc1Swenshuai.xi 
208*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_PORT_NOSUP
209*53ee8cc1Swenshuai.xi }HAL_HWI2C_PORT;
210*53ee8cc1Swenshuai.xi 
211*53ee8cc1Swenshuai.xi typedef enum _HAL_HWI2C_CLKSEL
212*53ee8cc1Swenshuai.xi {
213*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLKSEL_HIGH = 0,
214*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLKSEL_NORMAL,
215*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLKSEL_SLOW,
216*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLKSEL_VSLOW,
217*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLKSEL_USLOW,
218*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLKSEL_UVSLOW,
219*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLKSEL_NOSUP
220*53ee8cc1Swenshuai.xi }HAL_HWI2C_CLKSEL;
221*53ee8cc1Swenshuai.xi 
222*53ee8cc1Swenshuai.xi typedef enum _HAL_HWI2C_CLK
223*53ee8cc1Swenshuai.xi {
224*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV4 = 1, //750K@12MHz
225*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV8,     //375K@12MHz
226*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV16,    //187.5K@12MHz
227*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV32,    //93.75K@12MHz
228*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV64,    //46.875K@12MHz
229*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV128,   //23.4375K@12MHz
230*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV256,   //11.71875K@12MHz
231*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV512,   //5.859375K@12MHz
232*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_DIV1024,  //2.9296875K@12MHz
233*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_CLK_NOSUP
234*53ee8cc1Swenshuai.xi }HAL_HWI2C_CLK;
235*53ee8cc1Swenshuai.xi 
236*53ee8cc1Swenshuai.xi typedef enum {
237*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_READ_MODE_DIRECT,                       ///< first transmit slave address + reg address and then start receive the data */
238*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_READ_MODE_DIRECTION_CHANGE,             ///< slave address + reg address in write mode, direction change to read mode, repeat start slave address in read mode, data from device
239*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_READ_MODE_DIRECTION_CHANGE_STOP_START,  ///< slave address + reg address in write mode + stop, direction change to read mode, repeat start slave address in read mode, data from device
240*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_READ_MODE_MAX
241*53ee8cc1Swenshuai.xi } HAL_HWI2C_ReadMode;
242*53ee8cc1Swenshuai.xi 
243*53ee8cc1Swenshuai.xi typedef enum _HAL_HWI2C_DMA_ADDRMODE
244*53ee8cc1Swenshuai.xi {
245*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_ADDR_NORMAL = 0,
246*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_ADDR_10BIT,
247*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_ADDR_MAX,
248*53ee8cc1Swenshuai.xi }HAL_HWI2C_DMA_ADDRMODE;
249*53ee8cc1Swenshuai.xi 
250*53ee8cc1Swenshuai.xi typedef enum _HAL_HWI2C_DMA_MIUPRI
251*53ee8cc1Swenshuai.xi {
252*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_PRI_LOW = 0,
253*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_PRI_HIGH,
254*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_PRI_MAX,
255*53ee8cc1Swenshuai.xi }HAL_HWI2C_DMA_MIUPRI;
256*53ee8cc1Swenshuai.xi 
257*53ee8cc1Swenshuai.xi typedef enum _HAL_HWI2C_DMA_MIUCH
258*53ee8cc1Swenshuai.xi {
259*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_MIU_CH0 = 0,
260*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_MIU_CH1,
261*53ee8cc1Swenshuai.xi     E_HAL_HWI2C_DMA_MIU_MAX,
262*53ee8cc1Swenshuai.xi }HAL_HWI2C_DMA_MIUCH;
263*53ee8cc1Swenshuai.xi 
264*53ee8cc1Swenshuai.xi typedef struct _HAL_HWI2C_PinCfg
265*53ee8cc1Swenshuai.xi {
266*53ee8cc1Swenshuai.xi     MS_U32  u32Reg;    /// register
267*53ee8cc1Swenshuai.xi     MS_U8   u8BitPos;  /// bit position
268*53ee8cc1Swenshuai.xi     MS_BOOL bEnable;   /// enable or disable
269*53ee8cc1Swenshuai.xi }HAL_HWI2C_PinCfg;
270*53ee8cc1Swenshuai.xi 
271*53ee8cc1Swenshuai.xi typedef struct _HAL_HWI2C_PortCfg //Synchronize with drvHWI2C.h
272*53ee8cc1Swenshuai.xi {
273*53ee8cc1Swenshuai.xi     MS_U32                  u32DmaPhyAddr;  /// DMA physical address
274*53ee8cc1Swenshuai.xi     HAL_HWI2C_DMA_ADDRMODE  eDmaAddrMode;   /// DMA address mode
275*53ee8cc1Swenshuai.xi     HAL_HWI2C_DMA_MIUPRI    eDmaMiuPri;     /// DMA miu priroity
276*53ee8cc1Swenshuai.xi     HAL_HWI2C_DMA_MIUCH     eDmaMiuCh;      /// DMA miu channel
277*53ee8cc1Swenshuai.xi     MS_BOOL                 bDmaEnable;     /// DMA enable
278*53ee8cc1Swenshuai.xi 
279*53ee8cc1Swenshuai.xi     HAL_HWI2C_PORT          ePort;          /// number
280*53ee8cc1Swenshuai.xi     HAL_HWI2C_CLKSEL        eSpeed;         /// clock speed
281*53ee8cc1Swenshuai.xi     HAL_HWI2C_ReadMode      eReadMode;      /// read mode
282*53ee8cc1Swenshuai.xi     MS_BOOL                 bEnable;        /// enable
283*53ee8cc1Swenshuai.xi 
284*53ee8cc1Swenshuai.xi }HAL_HWI2C_PortCfg;
285*53ee8cc1Swenshuai.xi 
286*53ee8cc1Swenshuai.xi /// I2C Configuration for initialization
287*53ee8cc1Swenshuai.xi typedef struct _HAL_HWI2C_CfgInit //Synchronize with drvHWI2C.h
288*53ee8cc1Swenshuai.xi {
289*53ee8cc1Swenshuai.xi     HAL_HWI2C_PortCfg   sCfgPort[8];    /// port cfg info
290*53ee8cc1Swenshuai.xi     HAL_HWI2C_PinCfg    sI2CPin;        /// pin info
291*53ee8cc1Swenshuai.xi     HAL_HWI2C_CLKSEL    eSpeed;         /// speed
292*53ee8cc1Swenshuai.xi     HAL_HWI2C_PORT      ePort;          /// port
293*53ee8cc1Swenshuai.xi     HAL_HWI2C_ReadMode  eReadMode;      /// read mode
294*53ee8cc1Swenshuai.xi 
295*53ee8cc1Swenshuai.xi }HAL_HWI2C_CfgInit;
296*53ee8cc1Swenshuai.xi 
297*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
298*53ee8cc1Swenshuai.xi // Extern function
299*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
300*53ee8cc1Swenshuai.xi void HAL_HWI2C_ExtraDelay(MS_U32 u32Us);
301*53ee8cc1Swenshuai.xi void HAL_HWI2C_SetIOMapBase(MS_VIRT u32Base);
302*53ee8cc1Swenshuai.xi MS_U8 HAL_HWI2C_ReadByte(MS_VIRT u32RegAddr);
303*53ee8cc1Swenshuai.xi MS_U16 HAL_HWI2C_Read2Byte(MS_U32 u32RegAddr);
304*53ee8cc1Swenshuai.xi MS_U32 HAL_HWI2C_Read4Byte(MS_U32 u32RegAddr);
305*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_WriteByte(MS_U32 u32RegAddr, MS_U8 u8Val);
306*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Write2Byte(MS_U32 u32RegAddr, MS_U16 u16Val);
307*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Write4Byte(MS_U32 u32RegAddr, MS_U32 u32Val);
308*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_WriteRegBit(MS_U32 u32RegAddr, MS_U8 u8Mask, MS_BOOL bEnable);
309*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_WriteByteMask(MS_U32 u32RegAddr, MS_U8 u8Val, MS_U8 u8Mask);
310*53ee8cc1Swenshuai.xi 
311*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Init_Chip(void);
312*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_IsMaster(void);
313*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Master_Enable(MS_U32 u32PortOffset);
314*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_SetPortRegOffset(HAL_HWI2C_PORT ePort, MS_U32* pu32PortOffset);
315*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_GetPortIdxByOffset(MS_U32 u32PortOffset, MS_U8* pu8Port);
316*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_GetPortIdxByPort(HAL_HWI2C_PORT ePort, MS_U8* pu8Port);
317*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_SelectPort(HAL_HWI2C_PORT ePort);
318*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_SetClk(MS_U32 u32PortOffset, HAL_HWI2C_CLKSEL eClkSel);
319*53ee8cc1Swenshuai.xi 
320*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Start(MS_U32 u32PortOffset);
321*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Stop(MS_U32 u32PortOffset);
322*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_ReadRdy(MS_U32 u32PortOffset);
323*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_SendData(MS_U32 u32PortOffset, MS_U8 u8Data);
324*53ee8cc1Swenshuai.xi MS_U8 HAL_HWI2C_RecvData(MS_U32 u32PortOffset);
325*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Get_SendAck(MS_U32 u32PortOffset);
326*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_NoAck(MS_U32 u32PortOffset);
327*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Ack(MS_U32 u32PortOffset);
328*53ee8cc1Swenshuai.xi MS_U8 HAL_HWI2C_GetState(MS_U32 u32PortOffset);
329*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Is_Idle(MS_U32 u32PortOffset);
330*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Is_INT(MS_U32 u32PortOffset);
331*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Clear_INT(MS_U32 u32PortOffset);
332*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Reset(MS_U32 u32PortOffset, MS_BOOL bReset);
333*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Send_Byte(MS_U32 u32PortOffset, MS_U8 u8Data);
334*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_Recv_Byte(MS_U32 u32PortOffset, MS_U8 *pData);
335*53ee8cc1Swenshuai.xi 
336*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_Init(MS_U32 u32PortOffset, HAL_HWI2C_PortCfg* pstPortCfg);
337*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_Enable(MS_U32 u32PortOffset, MS_BOOL bEnable);
338*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_ReadBytes(MS_U32 u32PortOffset, MS_U16 u16SlaveCfg, MS_U32 uAddrCnt, MS_U8 *pRegAddr, MS_U32 uSize, MS_U8 *pData);
339*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_WriteBytes(MS_U32 u32PortOffset, MS_U16 u16SlaveCfg, MS_U32 uAddrCnt, MS_U8 *pRegAddr, MS_U32 uSize, MS_U8 *pData);
340*53ee8cc1Swenshuai.xi #ifdef CONFIG_HWIIC_INTERRUPT_MODE_ENABLE
341*53ee8cc1Swenshuai.xi void HAL_HWI2C_Resume_Flag(MS_U8 u8Resume);
342*53ee8cc1Swenshuai.xi #endif
343*53ee8cc1Swenshuai.xi void HAL_HWI2C_Init_ExtraProc(void);
344*53ee8cc1Swenshuai.xi 
345*53ee8cc1Swenshuai.xi #if 0
346*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_EnINT(MS_BOOL bEnable);
347*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_EnDMA(MS_BOOL bEnable);
348*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_EnClkStretch(MS_BOOL bEnable);
349*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_EnTimeoutINT(MS_BOOL bEnable);
350*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_EnFilter(MS_BOOL bEnable);
351*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_EnPushSda(MS_BOOL bEnable);
352*53ee8cc1Swenshuai.xi 
353*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetINT(MS_BOOL bEnable);
354*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_Reset(MS_BOOL bReset);
355*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_MiuReset(MS_BOOL bReset);
356*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetMiuPri(HAL_HWI2C_DMA_MIUPRI eMiuPri);
357*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetMiuAddr(MS_U32 u32MiuAddr);
358*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_Trigger(void);
359*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_ReTrigger(void);
360*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetReadMode(HAL_HWI2C_ReadMode eReadMode);
361*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetRdWrt(MS_BOOL bRdWrt);
362*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetMiuChannel(HAL_HWI2C_DMA_MIUCH eMiuCh);
363*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_TxfrDone(void);
364*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_IsTxfrDone(void);
365*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetTxfrCmd(MS_U8 u8CmdLen, MS_U8* pu8CmdBuf);
366*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetCmdLen(MS_U8 u8CmdLen);
367*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetDataLen(MS_U32 u32DataLen);
368*53ee8cc1Swenshuai.xi MS_U32 HAL_HWI2C_DMA_GetTxfrCnt(void);
369*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetSlaveAddr(MS_U16 u16SlaveAddr);
370*53ee8cc1Swenshuai.xi HAL_HWI2C_DMA_ADDRMODE HAL_HWI2C_DMA_GetAddrMode(void);
371*53ee8cc1Swenshuai.xi MS_BOOL HAL_HWI2C_DMA_SetAddrMode(HAL_HWI2C_DMA_ADDRMODE eAddrMode);
372*53ee8cc1Swenshuai.xi #endif
373*53ee8cc1Swenshuai.xi 
374*53ee8cc1Swenshuai.xi #endif  //_MHAL_HWI2C_H_
375*53ee8cc1Swenshuai.xi 
376